 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| t he f ol l o w i ng do c um en t c o nta i ns i nf orm ati on o n c y pr es s produc ts .
mb9b420t a series 32 - bit arm ? cortex ? - m3 based microcontroller mb9bf429s a /t a , mb9bf428s a /t a data sheet ( full production ) publication number MB9B420TA_ds706 - 00061 revision 2.0 issue date j anuary 30 , 20 1 5 confidential notice to readers: this document states the current technical specifications regarding the spansion product(s) described herein. spansion inc. deems the products to have been in sufficient production volume such that subsequent versions of this document ar e not expected to change. however, typographical or specification corrections, or modifications to the valid combinations offered may occur. d a t a s h e e t MB9B420TA_ds706 - 00061 - 2v0 - e, j anua ry 30 , 201 5 confidential notice on data sheet designations spansion inc. issues data sheets with advance information or preliminary designa tions to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. in all cases, however, readers are encouraged to verify that they ha ve the latest information before finalizing their design. the following descriptions of spansion data sheet designations are presented here to highlight their presence and definitions. advance information the advance information designation indicates tha t spansion inc. is developing one or more specific products, but has not committed any design to production. information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. spans ion inc. therefore places the following conditions upon advance information content: this document contains information on one or more products under development at spansion inc. the information is intended to help you evaluate this product. do not design in this product without contacting the factory. spansion inc. reserves the right to change or discontinue work on this proposed product without notice. preliminary the preliminary designation indicates that the product development has progressed such tha t a commitment to production has taken place. this designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production i s achieved. changes to the technical specifications presented in a preliminary document should be expected while keeping these aspects of production under consideration. spansion places the following conditions upon preliminary content: this document stat es the current technical specifications regarding the spansion product(s) described herein. the preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. due to the phases of the man ufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications. combination some data sheets contain a combination of products with differ ent designations (advance information, preliminary, or full production). this type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the dc charact eristics table and the ac erase and program table (in the table notes). the disclaimer on the first page refers the reader to the notice on this page. full production (no designation on document) when a product has been in production for a period of time s uch that no changes or only nominal changes are expected, the preliminary designation is removed from the data sheet. nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed opt ion, temperature range, package type, or vio range. changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. spansion inc. applies the following conditions to documents in this category: this document states the current technical specifications regarding the spansion product(s) described herein. spansion inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. however, typographical or specification corrections, or modifications to the valid combinations offered may occur. questions regarding these document designations may be directed to your local sales office. mb9b420t a series 32 - bit arm ? cortex ? - m3 based microcontroller mb9bf429s a /t a , mb9bf428s a /t a data sheet ( full production ) publication number MB9B420TA_ds706 - 00061 revision 2.0 issue date j anuary 30 , 201 5 confidential this document states the current technical specifications regarding the spansion product(s) described herein. spansion inc. d eems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. however, typographical or specification corrections, or modifications to the valid combinations offered may occur. ? d escription the mb9 b420t a se ries are highly integrated 32 - bit microcontrollers dedicated for embedded controllers with low - power consumption mode and competitive cost . th ese s eries are based on the arm cortex - m3 processor with on - chip flash memory and sram, and have peripheral functi ons such as various t imers, adcs , dac s and communication interfaces ( can, uart, c sio, i 2 c , lin ). the products which are described in this data sheet are placed into type 12 product categories in "fm3 family peripheral manual". note: arm and cortex are the registered trademarks of arm limited in the eu and other countries. d a t a s h e e t 2 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? f eatures ? 32 - bit arm cortex - m3 core ? processor version: r2p1 ? up to 60 mhz frequency operation ? integrated nested vectored interrupt controller (nvic): 1 nmi (non - maskable interrupt ) and 48 peripheral interrupts and 16 priority levels ? 24 - bit system timer (sys tick): system timer for os task management ? on - chip memories [flash memory] ? dual operation flash memory ? main area: ? up to 1.5mbytes(1008kbytes(rom0) + 512kbytes(rom1) of upper b ank and 16kbytes(rom0) of lower bank.) ? work area ? 64 kbyte s (rom1) of lower bank ? read cycle: 0 wait - cycle ? security function for code protection [sram] this series on - chip sram is composed of two independent sram (sram0 , sram1). sram0 is connected to i - code bus and d - code bus of cortex - m3 core. sram1 is connected to system bus. ? sram0: up to 9 6 kbyte s ? sram1: up to 9 6 kbyte s ? external bus interface ? supports sram, nor nand flash memory device ? up to 8 chip selects ? 8/16 - bit data width ? up to 25 - bit address bit ? m aximum area size : up to 256 mbytes ? supports address/data multiplex ? supports external rdy function d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 3 confidential ? can interface ? compatible with can specification 2.0a/b ? maximum transfer rate : 1 mbps ? built - in 32 message buffer ? multi - function s erial i nterface (max 16 channels ) ? 16 channels with 16 steps9 - bit fifo ? operation mode is selectable from the followings for each channel. ? uart ? csio ? lin ? i 2 c [uart] ? full duplex double buffer ? selection with or without parity supported ? built - in dedicated baud rate generator ? external clock available as a serial clock ? hardware flow control: automatically control the transmission /reception by cts/rts (only ch.4) ? various error detection functions available (parity errors, framing errors, and overrun errors) [csio] ? full duplex double buff er ? built - in dedicated baud rate generator ? overrun error detection function available [lin] ? lin protocol rev.2.1 supported ? full duplex double buffer ? master/slave mode supported ? lin break field generation (can be changed to 13 to 16 - bit length) ? lin break del imiter generation (can be changed to 1 to 4 - bit length) ? various error detection functions available (parity errors , framing errors , and overrun errors) [ i 2 c] standard - mode (max 100kbps) / fast - mode (max 400kbps) supported ? dma controller (8channels) t he dma controller has an independent bus from the cpu , so cpu and dma controller can process simultaneously. ? 8 independently configured and operated channels ? transfer can be started by software or request from the built - in peripherals ? transfer address area : 32 - bit (4 gbyte s ) ? transfer mode: block transfer/burst transfer/demand transfer ? transfer data type: byte/half - word/word ? transfer block count: 1 to 16 ? number of transfers: 1 to 65536 ? a/d converter (max 24 channels) [ 12 - bit a/d converter ] ? successive approx imation type ? built - in 2 unit s ? conversion time: 1 .0 s @ 2.7v to 5.5v ? priority conversion available (priority at 2levels) ? scanning conversion mode ? built - in fifo for conversion data storage (for scan conversion: 16steps, for priority conversion: 4steps) d a t a s h e e t 4 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? d/a converter (max 2 channels) ? r - 2r type ? 10 - bit resolution ? base timer (max 16 channels) operation mode is selectable from the followings for each channel . ? 16 - bit pwm timer ? 16 - bit ppg timer ? 16/32 - bit reload timer ? 16/32 - bit pwc timer ? general - purpose i/o port th is series can use its pins as general - purpose i/o ports when they are not used for external bus or peripherals. moreover, the port relocate function is built in . it can set which i/o port the peripheral function can be allocated to . ? capable of pull - up cont rol per pin ? capable of reading pin level directly ? built - in the port relocate function ? up to 154 high - speed general - purpose i/o ports@ 176 pin package ? some ports are 5v tolerant. s ee " ? l ist of p in f unctions " and " ? i/o c ircuit t ype " to confirm the corresponding pins. ? dual timer (32/16 - bit down counter) the dual timer consists of two programmable 32/16 - bit down counters. operation mode is selectable from the followings for each channel . ? free - running ? periodic (=reload) ? one - shot ? quadratur e position/ revolution counter (qprc) ( max 2 channels ) the quadrature position/revolution counter (qprc) is used to measure the position of the position encoder. moreover, it is possible to use as the up/down counter. ? the detection edge of the three external event input pins ain , bin and zin is configurable. ? 16 - bit position counter ? 16 - bit revolution counter ? two 16 - bit compare registers ? hdmi - cec/remote control reception ( up to 2channel s ) ? hdmi - cec transmission ? header block a utomatic transmission by judging sig nal free ? generating status interrupt by detecting arbitration lost ? generating start, eom, ack automatically to output cec transmission by setting 1 byte data ? generating transmission status interrupt when transmitting 1 block (1 byte data and eom/ack) ? hdmi - cec reception ? automatic ack reply function available ? line error detection function available ? remote control reception ? 4 bytes reception buffer ? repeat code detection function available d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 5 confidential ? multi - function t imer the multi - function timer is composed of the follo wing blocks. ? 16 - bit free - run timer 3ch . /unit ? input capture 4 ch . /unit ? output compare 6ch . /unit ? a/d activat ion compare 2 ch . /unit ? waveform generator 3ch . /unit ? 16 - bit ppg timer 3ch . /unit the following function can be used to achieve the motor cont rol. ? pwm signal output function ? dc chopper waveform output function ? dead time function ? input capture function ? a/d convertor activate function ? dtif (motor emergency stop) interrupt function ? real - time clock (rtc) the real - time clock can count year/month/day /hour/minute/second/a day of the week from 01 to 99. ? the interrupt function with specifying date and time (year/month/day/hour/minute/second/a day of the week.) is available. this function is also available by specifying only year, month, day, hour or minu te. ? timer interrupt function after set time or each set time . ? capable of rewriting the time with continuing the time count. ? leap year automatic count is available. ? watch counter the watch counter is used for wake up from sleep and timer mode. interval tim er : up to 64s (max) @ sub clock : 32.768 khz ? external interrupt controller unit ? up to 32 external interrupt input pin s @ 176 pin package ? include one non - maskable interrupt (nmi) input pin ? watchdog t imer (2channels) a watchdog timer can generate interrupts or a reset when a time - out value is reached. this series consists of two different watchdogs, a " hardware " watchdog and a " software " watchdog. the " hardware " watchdog timer is clocked by the built - in low - speed cr oscillator. therefore , the " hardware" watc hdog is active in any low - power consumption modes except rtc, stop , deep standby rtc, deep standby stop modes . ? crc (cyclic redundancy check) accelerator the crc accelerator calculates the crc which has a heavy software processing load, and achieves a redu ction of the integrity check processing load for reception data and storage. ccitt crc16 and ieee - 802.3 crc32 are supported. ? ccitt crc16 generator polynomial: 0x1021 ? ieee - 802.3 crc32 generator polynomial: 0x04c11db7 d a t a s h e e t 6 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? clock and reset [clocks] selectable f rom five clock sources (2 external oscillator s , 2 built - in cr oscillator s , and main pll). ? main clock : 4 mhz to 48 mhz ? sub clock : 32.768 khz ? built - in high - speed cr clock : 4 mhz ? built - in low - speed cr clock : 100 khz ? main pll clock [resets] ? reset reque sts from initx pin ? power - on reset ? software reset ? watchdog timers reset ? low - voltage detection reset ? clock super visor reset ? clock super visor (csv) clocks generated by built - in cr oscillators are used to supervise abnormality of the external clocks. ? if ext ernal clock failure (clock stop) is detected, reset is asserted. ? if external frequency anomaly is detected, interrupt or reset is asserted. ? low - voltage detector (lvd) this series include s 2 - stage monitoring of voltage on the vcc pins. when the voltage fal ls below the voltage that has been set, low - voltage detector generates an interrupt or reset. ? lvd1: error reporting via interrupt ? lvd2: auto - reset operation ? low - power consumption m ode six low - power consumption modes supported. ? sleep ? timer ? rtc ? stop ? deep st andby rtc (selectable between k eeping the value of ram and not) ? deep standby stop (selectable between k eeping the value of ram and not) ? debug ? seria l wire jtag debug port (swj - dp) ? embedded trace macrocell (etm) ? unique id unique value of the device ( 41 - bit ) is set. ? power supply wide range voltage : vcc = 2.7 v to 5.5 v d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 7 confidential ? p roduct l ineup ? memory size product name mb9 bf428s a /t a mb9 bf429s a / t a on - chip flash memory main area 1 m bytes 1.5 m bytes work area 64 kbytes 64 kbytes on - chip s ram sram0 8 0 kbytes 9 6 kbytes sram1 8 0 kbytes 9 6 kbytes total 16 0 kbytes 19 2 kbytes ? function product name mb9bf428s a mb9 bf429s a mb9bf428t a mb9bf429t a pi n count 144 176 / 1 9 2 cpu cortex - m3 freq. 60 mhz power supply voltage range 2.7 v to 5.5 v can 1 ch . dmac 8ch . external bus interface addr: 25 bit (max) r/wdata : 8/16 bit (max) cs: 8 (max) sram , nor flash memory , nand flash memory multi - function ser ial interface (uart/csio /lin /i 2 c) 16 ch. (max) with 16 steps9 - bit fifo base timer (pwc/reload timer/pwm/ppg) 16 ch . (max) mf - timer a/d activation compare 2 ch. 1 unit input capture 4ch. free - run timer 3 ch. output compare 6 ch. waveform generator 3 ch. ppg 3 ch. qprc 1 ch .(max) 2 ch . (max) dual timer 1 unit hdmi - cec/ remote control reception 2ch. (max) real - time clock 1 unit watch counter 1 unit crc accelerator yes watchdog timer 1 ch. (sw) + 1 ch. (hw) external interrupts 32 pins (max) + nm i 1 i/o ports 122 pins (max) 154 pins (max) 12 - bit a/d converter 2 4 ch . (2 unit s ) 10 - bit d/a converter 2ch . (max) csv (clock super visor) yes lvd (low - voltage detector) 2 ch. built - in cr high - speed 4 mhz ( 2%) low - speed 100 khz ( t yp) debug functi on swj - dp / etm unique id yes d a t a s h e e t 8 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential note: all signals of the peripheral function in each product cannot be allocated by limiting the pins of package. it is necessary to use the port relocate function of the i/o port according to your function use. see " ? e lectrical c haracteristics 4.ac characteristics (3)built - in cr oscillation characteristics " for accuracy of built - in cr . d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 9 confidential ? p ackages product name package mb9bf428s a mb9bf429s a mb9bf 4 2 8t a mb9bf429t a lqfp: fpt - 144p - m08 (0.5mm p itch) ? - ? lqfp: fpt - 176p - m07 (0.5mm pitch) - ? ? bga: bga - 192p - m06 (0.8mm pitch) - ? ? ? ? : supported note: see " ? p ackage d imensions " for detailed information on each package. d a t a s h e e t 10 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? p in a ssignment ? fpt - 176p - m07 (top view) d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 11 confidential ? fpt - 144p - m08 (top view) d a t a s h e e t 12 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? bga - 192p - m06 (top view) d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 13 confidential ? l ist o f p in f unctions ? list of pin numbers t he number after the underscore ( " _ " ) in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins that provide the same function for the same channel. use the extended port function register (epfr) to se lect the pin . pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 1 1 c1 vcc - 2 2 b2 pa0 i * j sin8_0 tioa08_0 mad21_0 3 3 c2 pa1 i * j sot8_0 tioa09_0 mad22_0 4 4 c3 pa2 i * j sck8_0 tioa10_0 mad23_0 5 5 d5 pa3 i * j sin9_0 tioa11_0 mad24_0 6 6 d2 pa4 i * k rx0_2 sot9_0 tioa12_0 int03_0 7 7 d1 pa5 i * k tx0_2 sck9_0 tioa13_0 int10_2 8 8 d3 p05 e q trace d0 sin4_2 tioa05_2 int00_1 9 9 d4 p06 e q traced1 sot4_2 tiob05_2 int01_1 d a t a s h e e t 14 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 10 10 e2 p07 e p traced2 adtg_0 sck4 _2 11 11 e3 p08 e p traced3 cts4_2 tioa00_2 12 12 e4 p09 e p traceclk rts4_2 tiob00_2 13 13 e5 p50 e k sin3_1 ain0_2 int00_0 moex_0 14 14 f1 p51 e k sot3_1 bin0_2 int01_0 mwex_0 15 15 f2 p52 e k sck3_1 zin0_2 int02_0 mdqm0_0 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 15 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 16 16 f3 p53 e k sin6_0 tioa01_2 int07_2 mdqm1_0 17 17 f4 p54 e j sot6_0 tiob01_2 male_0 18 18 f5 p55 e j adtg_1 sck6_0 mrdy_0 19 19 f6 p56 i * s sin1_0 tioa09_2 int08_2 cec1_1 mnale_0 20 20 g2 p57 i * k sot1_0 tiob09_2 int16_1 mnc le_0 21 21 g3 p58 i * k sck1_0 tioa11_2 int17_1 mnwex_0 22 22 g4 p59 e k sin7_0 tiob11_2 int09_2 mnrex_0 d a t a s h e e t 16 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 23 23 g5 p5a e k sot7_0 tioa13_1 int18_1 mcsx0_0 24 24 g6 p5b e k sck7_0 tiob13_1 int19_1 mcsx1_0 25 - h1 p5c e k tioa06_2 int28_0 26 - h2 p5d e k tiob06_2 int29_0 27 25 a5 vss - 28 - h3 p30 e u ain0_0 tiob00_1 int03_2 wkup4 29 - h4 p31 e k sck6_1 bin0_0 tiob01_1 int04_2 30 - h5 p32 e k sot6_1 zin0_0 tiob02_1 int05_2 31 - h6 p33 e k adtg_6 sin6_1 tiob03_1 int04_0 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 17 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 32 - j5 p34 e j tx0_1 frck0_0 tiob04_1 33 - j4 p35 e k rx0_1 ic03_0 tiob05_1 int08_1 34 26 j3 p36 e k sin5_2 ic02_0 tioa12_2 int09_1 35 27 j2 p37 e k sot5_2 ic01_0 tiob12_2 int10_1 36 28 k1 p38 e k sck5_2 ic00_0 int11_1 37 29 k2 p39 e j adtg_2 dtti0x_0 rtcco_2 subout_2 38 30 k3 p3a f j rto00_0 tioa00_1 39 31 k4 p3b f j rto01_0 tioa01_1 40 32 l1 p3c f j rto02_0 tioa02_1 d a t a s h e e t 18 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 41 33 l2 p3d f j rto03_0 tioa03 _1 42 34 l3 p3e f j rto04_0 tioa04_1 43 35 m2 p3f f j rto05_0 tioa05_1 44 36 a8 vss - 45 37 n1 vcc - 46 38 n2 p40 e k sin10_0 tioa00_0 int12_1 mcsx2_0 47 39 n3 p41 e k sot10_0 tioa01_0 int13_1 mcsx3_0 48 40 m3 p42 e j sck10_0 tioa02_0 mclkout_0 49 41 l4 p43 i * j adtg_7 sin11_0 tioa03_0 50 42 m4 p44 i * j sot11_0 tioa04_0 51 43 n4 p45 i * j sck11_0 tioa05_0 52 44 p2 c - 53 45 a11 vss - 54 46 p4 vcc - 55 47 p5 p46 d f x0a 56 48 p6 p47 d g x1a 57 49 n5 initx b c 58 50 m5 p48 e k sin3_2 int14_1 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 19 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 59 51 l5 p49 e j sot3_2 ain0_1 tiob00_0 60 52 k5 p4a e j sck3_2 bin0_1 tiob01_0 madata00_0 61 53 n6 p4b e j igtrg0_0 zin0_1 tiob02_0 madata01_0 62 54 m6 p4c e j sck7_1 ain1_2 tiob03_0 madata02_0 63 55 l6 p4d e j sot7_1 bin1_2 tiob04_0 madata03_0 64 56 k6 p4e e k sin7_1 zin1_2 tiob05_0 int06_2 madata04_0 65 57 j6 p70 e j tx0_0 tioa04_2 madata05_0 66 58 n8 p7 1 e k rx0_0 tiob04_2 int13_2 madata06_0 d a t a s h e e t 20 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 67 59 m8 p72 e u sin2_0 int14_2 wkup2 madata07_0 68 60 l8 p73 e k sot2_0 i nt15_2 madata08_0 69 61 k8 p74 e j sck2_0 madata09_0 70 62 p8 p75 e k adtg_8 sin3_0 int07_1 madata10_0 71 63 j8 p76 e k sot3_0 tioa07_2 int11_2 madata11_0 72 64 p9 p77 e k sck3_0 tiob07_2 int12_2 madata12_0 73 65 n9 p78 e j ain1_0 tioa15_0 madata13_0 74 66 m9 p79 e k bin1_0 tiob15_0 int23_1 madata14_0 - - m1 vss - - - p3 vss - d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 21 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 75 67 l9 p7a e k zin1_0 int24_1 madata15_0 76 - k9 p7b e k tiob07_0 int10_0 77 - p10 p7c e k tioa07_0 int11_0 78 - n10 p7d e k tioa14_1 int12_0 79 - l10 p7e e k tiob14_1 int24_0 80 - k10 p7f e k tioa15_1 int25_0 81 - m10 pf0 i * s sin1_2 tiob15_1 int13_0 cec0_0 82 - n11 pf1 i * k sot1_2 tioa08_1 int14_0 83 - m11 pf2 i * k sck1_2 tiob 08_1 int15_0 84 68 n13 pe0 c e md1 85 69 n12 md0 j d 86 70 p12 pe2 a a x0 87 71 p13 pe3 a b x1 88 72 e1 vss - 89 73 m14 vcc - - - p7 vss - - - n7 vss - d a t a s h e e t 22 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 90 74 m13 p10 g l an00 91 75 m12 p11 g n an01 sin1_1 frck0_2 int02_1 wkup1 92 76 l13 p12 g l an02 sot1_1 ic00_2 93 77 l12 p13 g l an03 sck1_1 ic01_2 rtcco_1 subout_1 94 78 l11 p14 g m an04 sin0_1 ic02_2 int03_1 95 79 k13 p15 g l an05 sot0_1 ic03_2 96 80 k12 p16 g m an06 sck0_1 int20_1 97 81 k14 p17 g m an07 sin2_2 int04_1 - - m7 vss - - - l7 vss - - - k7 vss - d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 23 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 98 82 k11 p18 g m an08 sot2_2 int21_1 99 83 j13 p19 g m an09 sck2_2 int22_1 100 84 j12 p1a g m an10 sin4_1 ic00_1 tioa13_2 int05_1 101 85 j11 p1b g m an11 sot4_1 ic01_1 tiob13_2 int25_1 102 86 j10 p1c g m an12 sck4_1 ic02_1 tioa14_2 int26_1 103 87 j9 p1d g m an13 cts4_1 ic03_1 tiob14_2 int27_1 104 88 h10 p1e g m an14 rts4_1 dtti0x_1 tioa15_2 int28_1 d a t a s h e e t 24 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 105 89 h9 p1f g m an15 adtg_5 frck0_1 tiob15_2 int29_1 106 - h13 pb0 e k sin7_2 tioa09_1 int16_0 107 - h12 pb1 e k sot7_2 tiob09_1 int17_0 108 - h11 pb2 e k sck7_2 tioa10_1 int18_0 109 - g13 pb3 e k tiob10_1 int19_0 110 - g12 pb4 e k sin0_2 tioa11_1 int20_0 111 - g11 pb5 e k sot0_2 tiob11_1 int21_0 112 - g10 pb6 e k sck0_2 tioa12_1 int22_0 113 - g9 pb7 e k tiob12_1 int23_0 114 90 j14 avcc - 115 91 h14 avss - - - j7 vss - - - p11 vss - d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 25 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 116 92 g14 av rl - 117 93 f14 avrh - 118 94 f10 p29 g l an16 sin12_0 119 95 f11 p28 g m an17 adtg_4 sot12_0 rto05_1 int09_0 120 96 f12 p27 g m an18 sck12_0 rto04_1 int02_2 121 97 f13 p26 g l an19 sck2_1 rto03_1 122 98 e10 p25 g l an20 sot2_1 rto02_1 123 99 e11 p24 g m an21 sin2_1 rto01_1 int01_2 d a t a s h e e t 26 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 124 100 e12 p23 g l an22 sck0_0 rto00_1 tioa07_1 125 101 e13 p22 g l an23 sot0_0 zin1_1 tiob07_1 126 102 d12 p21 e k sin0_0 bin1_1 int06_1 127 103 d13 p20 e k ain1_1 int05_0 crout _0 128 104 c13 pf6 i * h nmix wkup0 129 105 e14 p82 e j mcsx7_0 130 106 d14 p83 e j mcsx6_0 131 107 c14 vcc - 132 108 g7 vss - 133 109 a13 vcc - 134 110 b13 p00 e i trstx 135 111 a12 p01 e i tck swclk 136 112 c12 p02 e i tdi 137 113 b12 p03 e i tms swdio 138 114 b11 p04 e i tdo swo 139 - c11 p90 e k tiob08_0 int30_0 - - n14 vss - d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 27 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 140 - d11 p91 e k tiob09_0 int31_0 141 - b10 p92 e j sin5_1 tiob10_0 142 - c10 p93 e j sot5_1 tiob11_0 143 - d10 p94 e k sck5_1 tiob12_0 int26_0 144 - b9 p95 e k tiob13_0 int27_0 145 115 c9 pc0 h o da0_0 sin13_0 mcsx5_0 146 116 b8 pc1 h o da1_0 sot13_0 mcsx4_0 147 117 d9 pc2 e j sck13_0 mad00_0 148 118 e9 pc3 e j tioa06_1 mad01_0 149 119 f9 pc4 i * r sin14_0 tioa08_2 cec0_1 mad02_0 150 120 c8 pc5 i * j sot14_0 tioa10_ 2 mad03_0 - - l14 vss - d a t a s h e e t 28 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 151 121 d8 pc6 i * j sck14_0 tioa14_0 mad04_0 152 122 e8 pc7 e j crout_1 rtcco_0 subout_0 mad05_0 153 123 a10 pc8 e j sin15_0 mad06_0 154 124 f8 pc9 e j sot15_0 mad07_0 155 125 b7 pca e j sck15_0 mad08_0 156 126 a9 vcc - 157 127 g8 vss - 158 128 a7 pcb e j mad09_0 159 129 c7 pcc e j mad10_0 160 13 0 a6 pcd e j mad11_0 161 131 d7 pce e j rts4_0 tiob06_1 mad12_0 162 132 e7 pcf e j cts4_0 tiob08_2 mad13_0 163 133 f7 pd0 e k sck4_0 tiob10_2 int30_1 mad14_0 164 134 b6 pd1 e k sot4_ 0 tiob14_0 int31_1 mad15_0 - - b14 vss - - - h7 vss - - - b1 vss - - - g1 vss - d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 29 confidential pin no pin name i/o circuit type pin state type lqfp - 1 76 l qfp - 144 bga - 1 9 2 165 135 c6 pd2 e k sin4_0 tioa03_2 int00_2 mad1 6_0 166 136 d6 pd3 e j tiob03_2 mad17_0 167 137 e6 p62 e j adtg_3 sck5_0 mad18_0 168 138 b5 p61 e j sot5_0 tiob02_2 mad19_0 169 139 c5 p60 e u sin5_0 tioa02_2 int15_1 wkup5 m ad20_0 170 - b4 pf3 i * k sin6_2 tioa06_0 int06_0 171 - c4 pf4 i * k sot6_2 tiob06_0 int07_0 172 140 b3 pf5 i * t igtrg0_1 int08_0 wkup3 cec1_0 - sck6_2 173 141 a4 vcc - 174 142 a3 p80 k v 175 143 a2 p81 k v 176 144 h8 vss - - - j1 vss - * : 5v tolerant i/o d a t a s h e e t 30 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? list of pin functions the number after the underscore ("_") in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins t hat provide the same function for the same channel. use the extended port function register (epfr) to select the pin. pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 adc adtg_0 a/d converter external trigger input pin 10 10 e2 adtg_1 18 18 f5 adtg_2 37 29 k2 adtg_3 167 137 e6 adtg_4 119 95 f11 adtg_5 105 89 h9 adtg_6 31 - h6 adtg_7 49 41 l4 adtg_8 70 62 p8 an00 a/d converter analog input pin . anxx describes adc ch.xx . 90 74 m13 an01 91 75 m12 an02 92 76 l13 an03 93 77 l12 an04 94 78 l11 an05 95 79 k13 an06 96 80 k12 an07 97 81 k14 an08 98 82 k11 an09 99 83 j13 an10 100 84 j12 an11 101 85 j11 an12 102 86 j10 an13 103 87 j9 an14 104 88 h10 an15 105 89 h9 an16 118 94 f10 an17 119 95 f11 an18 120 96 f12 an19 121 97 f13 an20 122 98 e10 an21 123 99 e11 an22 124 100 e12 an23 125 101 e13 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 31 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 base timer 0 tioa 0 0_0 base timer ch.0 tioa pin 46 38 n2 tioa 0 0_1 38 30 k3 tioa 0 0_2 11 11 e3 tiob 0 0_0 base timer ch.0 tiob pin 59 51 l5 tiob 0 0_1 28 - h3 tiob 0 0_2 12 12 e4 base timer 1 tioa 0 1_0 base timer ch.1 tioa pin 47 39 n3 tioa 0 1_1 39 31 k4 tioa 0 1_2 16 16 f3 tiob 0 1_0 base timer ch.1 tiob pin 60 52 k5 tiob 0 1_1 29 - h4 tiob 0 1_2 17 17 f4 base timer 2 tioa 0 2_0 base timer ch.2 tioa pin 48 40 m3 tioa 0 2_1 40 32 l1 tioa 0 2_2 169 139 c5 tiob 0 2_0 base timer ch.2 tiob pin 61 53 n6 tiob 0 2_1 30 - h5 tiob 0 2_2 168 138 b5 base timer 3 tioa 0 3_0 base timer ch.3 tioa pin 49 41 l4 tioa 0 3_1 41 33 l2 tioa 0 3_2 165 135 c6 tiob 0 3_0 base timer ch.3 tiob pin 62 54 m6 tiob 0 3_1 31 - h6 tiob 0 3_2 166 136 d6 base timer 4 tioa 0 4_0 base timer ch.4 tioa pin 50 42 m4 tioa 0 4_1 42 34 l3 tioa 0 4_2 65 57 j6 tiob 0 4_0 base timer ch.4 tiob pin 63 55 l6 tiob 0 4_1 32 - j5 tiob 0 4_2 66 58 n8 base timer 5 tioa 0 5_0 base timer ch.5 tioa pin 51 43 n4 tioa 0 5_1 43 35 m2 tioa 0 5_2 8 8 d3 tiob 0 5_0 b ase timer ch.5 tiob pin 64 56 k6 tiob 0 5_1 33 - j4 tiob 0 5_2 9 9 d4 base timer 6 tioa 0 6_ 0 base timer ch.6 tioa pin 170 - b4 tioa 0 6_1 148 118 e9 tioa 0 6_ 2 25 - h1 tiob 0 6_ 0 base timer ch.6 tiob pin 171 - c4 tiob 0 6_1 161 131 d7 tiob 0 6_ 2 26 - h2 d a t a s h e e t 32 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 base timer 7 tioa07_0 base timer ch.7 tioa pin 77 - p10 tioa07_1 124 100 e12 tioa07_2 71 63 j8 tiob07_0 base timer ch.7 tiob pin 76 - k9 tiob07_1 125 101 e 13 tiob07_2 72 64 p9 base timer 8 tioa08_0 base timer ch.8 tioa pin 2 2 b2 tioa08_1 82 - n11 tioa08_2 149 119 f9 tiob08_0 base timer ch.8 tiob pin 139 - c11 tiob08_1 83 - m11 tiob08_2 162 132 e7 base timer 9 tioa09_0 base timer ch.9 tioa pin 3 3 c2 tioa09_1 106 - h13 tioa09_2 19 19 f6 tiob09_0 base timer ch.9 tiob pin 140 - d11 tiob09_1 107 - h12 tiob09_2 20 20 g2 base timer 10 tioa10_0 base timer ch.10 tioa pin 4 4 c3 tioa10_1 108 - h11 tioa10_2 150 120 c8 tiob10_0 base timer ch.10 tiob pin 141 - b10 tiob10_1 109 - g13 tiob10_2 163 133 f7 base timer 11 tioa11_0 base timer ch.11 tioa pin 5 5 d5 tioa11_1 110 - g12 tioa11_2 21 21 g3 tiob11_0 base timer ch.11 tiob pin 142 - c10 tiob11_1 111 - g11 tio b11_2 22 22 g4 base timer 12 tioa12_0 base timer ch.12 tioa pin 6 6 d2 tioa12_1 112 - g10 tioa12_2 34 26 j3 tiob12_0 base timer ch.12 tiob pin 143 - d10 tiob12_1 113 - g9 tiob12_2 35 27 j2 base timer 13 tioa13_0 base timer ch.13 tioa pin 7 7 d1 tioa13_1 23 23 g5 tioa13_2 100 84 j12 tiob13_0 base timer ch.13 tiob pin 144 - b9 tiob13_1 24 24 g6 tiob13_2 101 85 j11 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 33 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 base timer 14 tioa14_0 base ti mer ch.14 tioa pin 151 121 d8 tioa14_1 78 - n10 tioa14_2 102 86 j10 tiob14_0 base timer ch.14 tiob pin 164 134 b6 tiob14_1 79 - l10 tiob14_2 103 87 j9 base timer 15 tioa15_0 base timer ch.15 tioa pin 73 65 n9 tioa15_1 80 - k10 tioa15_2 104 88 h10 tiob15_0 base timer ch.15 tiob pin 74 66 m9 tiob15_1 81 - m10 tiob15_2 105 89 h9 debugger swclk serial wire debug interface clock input 135 111 a12 swdio serial wire debug interface data input / output 137 113 b12 swo serial wire v iewer output 138 114 b11 tck j - tag test clock input 135 111 a12 tdi j - tag test data input 136 112 c12 tdo j - tag debug data output 138 114 b11 tms j - tag test mode state input/output 137 113 b12 traceclk trace clk output of etm 12 12 e4 traced0 t race data output of etm 8 8 d3 traced1 9 9 d4 traced2 10 10 e2 traced3 11 11 e3 trstx j - tag test reset input 134 110 b13 d a t a s h e e t 34 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 external bus mad00 _0 external bus inte rface address bus 147 117 d9 mad01 _0 148 118 e9 mad02 _0 149 119 f9 mad03 _0 150 120 c8 mad04 _0 151 121 d8 mad05 _0 152 122 e8 mad06 _0 153 123 a10 mad07 _0 154 124 f8 mad08 _0 155 125 b7 mad09 _0 158 128 a7 mad10 _0 159 129 c7 mad1 1 _0 160 130 a6 mad12 _0 161 131 d7 mad13 _0 162 132 e7 mad14 _0 163 133 f7 mad15_0 164 134 b6 mad16 _0 165 135 c6 mad17 _0 166 136 d6 mad18 _0 167 137 e6 mad19 _0 168 138 b5 mad20 _0 169 139 c5 mad21 _0 2 2 b2 mad2 2_0 3 3 c2 mad2 3 _0 4 4 c3 mad24 _0 5 5 d5 mcsx0_0 external bus interface chip select output pin 23 23 g5 mcsx1_0 24 24 g6 mcsx2_0 46 38 n2 mcsx3_0 47 39 n3 mcsx4_0 146 116 b8 mcsx5_0 145 115 c9 mcsx6_0 130 106 d14 mcsx7_0 129 105 e14 mdqm0_0 e xternal bus interface byte mask signal output 15 15 f2 mdqm1_0 16 16 f3 moex_0 external bus interface read enable signal for sram 13 13 e5 mwex_0 external bus interface write enable signal for sram 14 14 f1 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 35 confidential pin function pin name function descri ption pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 external bus mnale_0 external bus interface ale signal to control nand flash output pin 19 19 f6 mncle_0 external bus interface cle signal to control nand flash output pin 20 20 g2 mnrex_0 external bus interf ace read enable signal to control nand flash 22 22 g4 mnwex_0 external bus interface write enable signal to control nand flash 21 21 g3 m a data0 0_0 external bus interface data bus (address / data multiplex bus) 60 52 k5 m a data0 1_0 61 53 n6 m a data0 2 _0 62 54 m6 m a data0 3_0 63 55 l6 m a data0 4_0 64 56 k6 m a data0 5_0 65 57 j6 m a data0 6_0 66 58 n8 m a data0 7_0 67 59 m8 m a data0 8_0 68 60 l8 m a data0 9_0 69 61 k8 m a data 10_0 70 62 p8 m a data 11_0 71 63 j8 m a data 12_0 72 64 p9 m a data 13_0 73 65 n9 m a data 14_0 74 66 m9 m a data 15_0 75 67 l9 male_0 external bus interface address latch enable output signal for multiplex 17 17 f4 mrdy_0 external bus interface external rdy input signal 18 18 f5 mclkout_0 external bus interface external clock output 48 40 m3 d a t a s h e e t 36 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 external interrupt int00_0 external interrupt request 00 input pin 13 13 e5 int00_1 8 8 d3 int00_2 165 135 c6 int01_0 external interrupt re quest 01 input pin 14 14 f1 int01_1 9 9 d4 int01_2 123 99 e11 int02_0 external interrupt request 02 input pin 15 15 f2 int02_1 91 75 m12 int02_2 120 96 f12 int03_0 external interrupt request 03 input pin 6 6 d2 int03_1 94 78 l11 int03_ 2 28 - h3 int04_0 external interrupt request 04 input pin 31 - h6 int04_1 97 81 k14 int04_2 29 - h4 int05_0 external interrupt request 05 input pin 127 103 d13 int05_1 100 84 j12 int05_2 30 - h5 int06_0 external interrupt request 06 inpu t pin 170 - b4 int06_1 126 102 d12 int06_2 64 56 k6 int07_0 external interrupt request 07 input pin 171 - c4 int07_1 70 62 p8 int07_2 16 16 f3 int08_0 external interrupt request 08 input pin 172 140 b3 int08_1 33 - j4 int08_2 19 19 f6 int09_0 external interrupt request 09 input pin 119 95 f11 int09_1 34 26 j3 int09_2 22 22 g4 int10_0 external interrupt request 10 input pin 76 - k9 int10_1 35 27 j2 int10_2 7 7 d1 int11_0 external interrupt request 11 input pin 77 - p10 int11_1 36 28 k1 int11_2 71 63 j8 int12_0 external interrupt request 12 input pin 78 - n10 int12_1 46 38 n2 int12_2 72 64 p9 int13_0 external interrupt request 13 input pin 81 - m10 int13_1 47 39 n3 int13_2 66 58 n8 int14_0 externa l interrupt request 14 input pin 82 - n11 int14_1 58 50 m5 int14_2 67 59 m8 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 37 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 external interrupt int15_0 external interrupt request 15 input pin 83 - m11 int15_1 169 139 c5 int15_2 68 60 l8 int16_0 external interrupt request 16 input pin 106 - h13 int16_1 20 20 g2 int17_0 external interrupt request 17 input pin 107 - h12 int17_1 21 21 g3 int18_0 external interrupt request 18 input pin 108 - h11 in t18_1 23 23 g5 int19_0 external interrupt request 19 input pin 109 - g13 int19_1 24 24 g6 int20_0 external interrupt request 20 input pin 110 - g12 int20_1 96 80 k12 int21_0 external interrupt request 21 input pin 111 - g11 int21_1 98 82 k1 1 int22_0 external interrupt request 22 input pin 112 - g10 int22_1 99 83 j13 int23_0 external interrupt request 23 input pin 113 - g9 int23_1 74 66 m9 int24_0 external interrupt request 24 input pin 79 - l10 int24_1 75 67 l9 int25_0 exter nal interrupt request 25 input pin 80 - k10 int25_1 101 85 j11 int26_0 external interrupt request 26 input pin 143 - d10 int26_1 102 86 j10 int27_0 external interrupt request 27 input pin 144 - b9 int27_1 103 87 j9 int28_0 external interrupt request 28 input pin 25 - h1 int28_1 104 88 h10 int29_0 external interrupt request 29 input pin 26 - h2 int29_1 105 89 h9 int30_0 external interrupt request 30 input pin 139 - c11 int30_1 163 133 f7 int31_0 external interrupt request 31 inp ut pin 140 - d11 int31_1 164 134 b6 nmix non - maskable interrupt input 128 104 c13 d a t a s h e e t 38 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 gpio p00 general - purpose i/o port 0 134 110 b13 p01 135 111 a12 p02 136 112 c 12 p03 137 113 b12 p04 138 114 b11 p05 8 8 d3 p06 9 9 d4 p07 10 10 e2 p08 11 11 e3 p09 12 12 e4 p10 general - purpose i/o port 1 90 74 m13 p11 91 75 m12 p12 92 76 l13 p13 93 77 l12 p14 94 78 l11 p15 95 79 k13 p16 96 8 0 k12 p17 97 81 k14 p18 98 82 k11 p19 99 83 j13 p1a 100 84 j12 p1b 101 85 j11 p1c 102 86 j10 p1d 103 87 j9 p1e 104 88 h10 p1f 105 89 h9 p20 general - purpose i/o port 2 127 103 d13 p21 126 102 d12 p22 125 101 e13 p2 3 124 100 e12 p2 4 123 99 e11 p2 5 122 98 e10 p2 6 121 97 f13 p2 7 120 96 f12 p2 8 119 95 f11 p2 9 118 94 f10 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 39 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 gpio p30 general - purpose i/o port 3 28 - h3 p31 29 - h4 p32 30 - h5 p33 31 - h6 p34 32 - j5 p35 33 - j4 p36 34 26 j3 p37 35 27 j2 p38 36 28 k1 p39 37 29 k2 p3a 38 30 k3 p3b 39 31 k4 p3c 40 32 l1 p3d 41 33 l2 p3e 42 34 l3 p3f 43 35 m2 p40 general - purpose i/o port 4 46 38 n2 p41 47 39 n3 p42 48 40 m3 p43 49 41 l4 p44 50 42 m4 p45 51 43 n4 p46 55 47 p5 p47 56 48 p6 p48 58 50 m5 p49 59 51 l5 p4a 60 52 k5 p4b 61 53 n6 p4c 62 54 m6 p4d 63 55 l6 p4e 64 56 k6 p50 general - purpos e i/o port 5 13 13 e5 p51 14 14 f1 p52 15 15 f2 p53 16 16 f3 p54 17 17 f4 p55 18 18 f5 p56 19 19 f6 p57 20 20 g2 p58 21 21 g3 p59 22 22 g4 p5a 23 23 g5 p5b 24 24 g6 p5c 25 - h1 p5 d 26 - h2 d a t a s h e e t 40 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name f unction description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 gpio p60 general - purpose i/o port 6 169 139 c5 p61 168 138 b5 p62 167 137 e6 p 7 0 general - purpose i/o port 7 65 57 j6 p 7 1 66 58 n8 p 7 2 67 59 m8 p 7 3 68 60 l8 p 7 4 69 61 k8 p 7 5 70 62 p8 p 7 6 71 63 j8 p 7 7 72 64 p9 p 7 8 73 65 n9 p 7 9 74 66 m9 p 7 a 75 67 l9 p 7 b 76 - k9 p 7 c 77 - p10 p 7 d 78 - n10 p 7 e 79 - l10 p 7 f 80 - k10 p80 general - purpose i/o port 8 174 142 a3 p81 175 143 a2 p82 129 105 e14 p83 13 0 106 d14 p90 general - purpose i/o port 9 139 - c11 p91 140 - d11 p92 141 - b10 p93 142 - c10 p94 143 - d10 p95 144 - b9 pa0 general - purpose i/o port a 2 2 b2 pa1 3 3 c2 pa2 4 4 c3 pa3 5 5 d5 pa4 6 6 d2 pa5 7 7 d1 pb0 gen eral - purpose i/o port b 106 - h13 pb1 107 - h12 pb2 108 - h11 pb3 109 - g13 pb4 110 - g12 pb5 111 - g11 pb6 112 - g10 pb7 113 - g9 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 41 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 gpio pc0 general - p urpose i/o port c 145 115 c9 pc1 146 116 b8 pc2 147 117 d9 pc3 148 118 e9 pc4 149 119 f9 pc5 150 120 c8 pc6 151 121 d8 pc7 152 122 e8 pc8 153 123 a10 pc9 154 124 f8 pca 155 125 b7 pcb 158 128 a7 pcc 159 129 c7 pcd 160 130 a6 pce 161 131 d7 pcf 162 132 e7 pd0 general - purpose i/o port d 163 133 f7 pd1 164 134 b6 pd2 165 135 c6 pd3 166 136 d6 pe0 general - purpose i/o port e 84 68 n13 pe2 86 70 p12 pe3 87 71 p13 pf0 general - purpose i/o port f * 81 - m10 pf1 82 - n11 pf2 83 - m11 pf3 170 - b4 pf4 171 - c4 pf5 172 140 b3 pf6 128 104 c13 d a t a s h e e t 42 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 0 sin0_0 multifunction serial interface ch.0 input pin 126 102 d12 sin0_1 94 78 l11 sin0_ 2 110 - g12 sot0_0 (sda0_0) multifunction serial interface ch.0 output pin. this pin operates as sot0 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda0 when it is used in an i 2 c (operation mode 4). 125 101 e13 sot0_1 (sda0_1) 95 79 k13 sot0_ 2 (sda0_ 2 ) 111 - g11 sck0_0 (scl0_0) multifunction serial interface ch.0 clock i/o pin. this pin operates as sck0 when it is used in a uart/csio (operation modes 0 to 2) and as scl0 w hen it is used in an i 2 c (operation mode 4). 124 100 e12 sck0_ 1 (scl0_ 1 ) 96 80 k12 sck0_ 2 (scl0_ 2 ) 112 - g10 multi function serial 1 sin1_ 0 multifunction serial interface ch.1 input pin 19 19 f6 sin1_1 91 75 m12 sin1_ 2 81 - m10 sot1_ 0 (sda1_ 0 ) multifunction serial interface ch.1 output pin. this pin operates as sot1 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda1 when it is used in an i 2 c (operation mode 4). 20 20 g2 sot1_1 (sda1_1) 92 76 l13 sot1_ 2 (sda1_ 2 ) 82 - n11 sck1_ 0 (scl1_ 0 ) multifunction serial interface ch.1 clock i/o pin. this pin operates as sck1 when it is used in a uart/csio (operation modes 0 to 2) and as scl1 when it is used in an i 2 c (operation mode 4). 21 21 g3 sck1_1 (scl1_1) 93 77 l12 s ck1_ 2 (scl1_ 2 ) 83 - m11 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 43 confidential pin function pin name function description pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 2 sin2_ 0 multifunction serial interface ch.2 input pin 67 59 m8 sin2_ 1 123 99 e11 sin2_ 2 97 81 k14 sot2_ 0 (sda2_ 0 ) multifunction serial interface ch.2 output pin. this pin operates as sot2 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda2 when it is used in an i 2 c (operation mode 4). 68 60 l8 sot2_ 1 (sda2_ 1 ) 122 98 e10 sot2_ 2 (sda2_ 2 ) 98 8 2 k11 sck2_ 0 (scl2_ 0 ) multifunction serial interface ch.2 clock i/o pin. this pin operates as sck2 when it is used in a uart/csio (operation modes 0 to 2) and as scl2 when it is used in an i 2 c (operation mode 4). 69 61 k8 sck2_ 1 (scl2_ 1 ) 121 97 f13 sck2_ 2 (scl2_ 2 ) 99 83 j13 multi function serial 3 sin3_ 0 multifunction serial interface ch.3 input pin 70 62 p8 sin3_ 1 13 13 e5 sin3_ 2 58 50 m5 sot3_ 0 (sda3_ 0 ) multifunction serial interface ch.3 output pin. this pin operates as sot3 when it is u sed in a uart/csio /lin (operation modes 0 to 3 ) and as sda3 when it is used in an i 2 c (operation mode 4). 71 63 j8 sot3_ 1 (sda3_ 1 ) 14 14 f1 sot3_ 2 (sda3_ 2 ) 59 51 l5 sck3_ 0 (scl3_ 0 ) multifunction serial interface ch.3 clock i/o pin. this pin operat es as sck3 when it is used in a uart/csio (operation modes 0 to 2) and as scl3 when it is used in an i 2 c (operation mode 4). 72 64 p9 sck3_ 1 (scl3_ 1 ) 15 15 f2 sck3_ 2 (scl3_ 2 ) 60 52 k5 d a t a s h e e t 44 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 4 sin4_0 multifunction serial interface ch.4 input pin 165 135 c6 sin4_1 100 84 j12 sin4_2 8 8 d3 sot4_0 (sda4_0) multifunction serial interface ch.4 output pin. this pin operates as sot4 when it is used i n a uart/csio /lin (operation modes 0 to 3 ) and as sda4 when it is used in an i 2 c (operation mode 4). 164 134 b6 sot4_1 (sda4_1) 101 85 j11 sot4_2 (sda4_2) 9 9 d4 sck4_0 (scl4_0) multifunction serial interface ch.4 clock i/o pin. this pin operates as sck4 when it is used in a uart/csio (operation modes 0 to 2) and as scl4 when it is used in an i 2 c (operation mode 4). 163 133 f7 sck4_1 (scl4_1) 102 86 j10 sck4_2 (scl4_2) 10 10 e2 rts4_0 multifunction serial interface ch.4 rts output pin 161 1 31 d7 rts4_1 104 88 h10 rts4_2 12 12 e4 cts4_0 multifunction serial interface ch.4 cts input pin 162 132 e7 cts4_1 103 87 j9 cts4_2 11 11 e3 multi function serial 5 sin5_0 multifunction serial interface ch.5 input pin 169 139 c5 sin5_ 1 14 1 - b10 sin5_2 34 26 j3 sot5_0 (sda5_0) multifunction serial interface ch.5 output pin. this pin operates as sot5 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda5 when it is used in an i 2 c (operation mode 4). 168 138 b5 sot5_ 1 (sda5_ 1 ) 142 - c10 sot5_2 (sda5_2) 35 27 j2 sck5_0 (scl5_0) multifunction serial interface ch.5 clock i/o pin. this pin operates as sck5 when it is used in a uart/csio (operation modes 0 to 2) and as scl5 when it is used in an i 2 c (operation mode 4 ). 167 137 e6 sck5_ 1 (scl5_ 1 ) 143 - d10 sck5_2 (scl5_2) 36 28 k1 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 45 confidential pin function pin name function description pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 6 sin6_0 multifunction serial interface ch.6 input pin 16 16 f3 sin6_1 31 - h6 sin6_ 2 170 - b4 sot6_0 (sda6_0) multifunction serial interface ch.6 output pin. this pin operates as sot6 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda6 when it is used in an i 2 c (operation mode 4). 17 17 f4 sot6_1 (s da6_1) 30 - h5 sot6_ 2 (sda6_ 2 ) 171 - c4 sck6_0 (scl6_0) multifunction serial interface ch.6 clock i/o pin. this pin operates as sck6 when it is used in a uart/csio (operation modes 0 to 2) and as scl6 when it is used in an i 2 c (operation mode 4). 18 18 f5 sck6_1 (scl6_1) 29 - h4 sck6_ 2 (scl6_ 2 ) 172 - b3 multi function serial 7 sin7_ 0 multifunction serial interface ch.7 input pin 22 22 g4 sin7_ 1 64 56 k6 sin7_ 2 106 - h13 sot7_ 0 (sda7_ 0 ) multifunction serial interface ch.7 output pin. thi s pin operates as sot7 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda7 when it is used in an i 2 c (operation mode 4). 23 23 g5 sot7_ 1 (sda7_ 1 ) 63 55 l6 sot7_ 2 (sda7_ 2 ) 107 - h12 sck7_ 0 (scl7_ 0 ) multifunction serial interface ch.7 clock i/o pin. this pin operates as sck7 when it is used in a uart/csio (operation modes 0 to 2) and as scl7 when it is used in an i 2 c (operation mode 4). 24 24 g6 sck7_ 1 (scl7_ 1 ) 62 54 m6 sck7_ 2 (scl7_ 2 ) 108 - h11 d a t a s h e e t 46 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name fu nction description pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 8 sin 8 _0 mult ifunction serial interface ch. 8 input pin 2 2 b2 sot 8 _0 (sda 8 _0) multifunction serial interface ch.6 output pin. this pin operates as sot 8 when it is used in a u art/csio /lin (operation modes 0 to 3 ) and as sda 8 when it is used in an i 2 c (operation mode 4). 3 3 c2 sck 8 _0 (scl 8 _0) multifunction serial interface ch.7 clock i/o pin. this pin operates as sck 8 when it is used in a uart/csio (operation modes 0 to 2) and as scl 8 when it is used in an i 2 c (operation mode 4). 4 4 c3 multi function serial 9 sin 9 _ 0 mult ifunction serial interface ch. 9 input pin 5 5 d5 sot 9 _ 0 (sda 9 _ 0 ) mul tifunction serial interface ch. 9 output pin. this pin operates as sot 9 when it is use d in a uart/csio /lin (operation modes 0 to 3 ) and as sda 9 when it is used in an i 2 c (operation mode 4). 6 6 d2 sck 9 _ 0 (scl 9 _ 0 ) multifunction serial interface ch. 9 clock i/o pin. this pin operates as sck 9 when it is used in a uart/csio (operation modes 0 to 2) and as scl 9 when it is used in an i 2 c (operation mode 4). 7 7 d1 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 47 confidential pin function pin name function description pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 10 sin 10 _0 mult ifunction serial interface ch. 10 input pin 46 38 n2 sot 10 _0 (sda 10 _0) mul tifunction serial interface ch. 10 output pin. this pin operates as sot 10 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda 10 when it is used in an i 2 c (operation mode 4). 47 39 n3 sck 10 _0 (scl 10 _0) multifunction ser ial interface ch. 10 clock i/o pin. this pin operates as sck 10 when it is used in a uart/csio (operation modes 0 to 2) and as scl 10 when it is used in an i 2 c (operation mode 4). 48 40 m3 multi function serial 11 sin 11 _ 0 mult ifunction serial interface ch. 11 input pin 49 41 l4 sot 11 _ 0 (sda 11 _ 0 ) mul tifunction serial interface ch. 11 output pin. this pin operates as sot 11 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda 11 when it is used in an i 2 c (operation mode 4). 50 42 m4 sck 11 _ 0 (scl 11 _ 0 ) multifunction serial interface ch. 11 clock i/o pin. this pin operates as sck 11 when it is used in a uart/csio (operation modes 0 to 2) and as scl 11 when it is used in an i 2 c (operation mode 4). 51 43 n4 d a t a s h e e t 48 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function descrip tion pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 12 sin 12 _0 mult ifunction serial interface ch. 12 input pin 118 94 f10 sot 12 _0 (sda 12 _0) mul tifunction serial interface ch. 12 output pin. this pin operates as sot 12 when it is used in a uart /csio /lin (operation modes 0 to 3 ) and as sda 12 when it is used in an i 2 c (operation mode 4). 119 95 f11 sck 12 _0 (scl 12 _0) multifunction serial interface ch. 12 clock i/o pin. this pin operates as sck 12 when it is used in a uart/csio (operation modes 0 to 2) and as scl 12 when it is used in an i 2 c (operation mode 4). 120 96 f12 multi function serial 13 sin 13 _ 0 mult ifunction serial interface ch. 13 input pin 145 115 c9 sot 13 _ 0 (sda 13 _ 0 ) mul tifunction serial interface ch. 13 output pin. this pin operates a s sot 13 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda 13 when it is used in an i 2 c (operation mode 4). 146 116 b8 sck 13 _ 0 (scl 13 _ 0 ) multifunction serial interface ch. 13 clock i/o pin. this pin operates as sck 13 when it is used i n a uart/csio (operation modes 0 to 2) and as scl 13 when it is used in an i 2 c (operation mode 4). 147 117 d9 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 49 confidential pin function pin name function description pin no. lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function serial 14 sin 14 _0 mult ifunction serial interf ace ch. 14 input pin 149 119 f9 sot 14 _0 (sda 14 _0) mul tifunction serial interface ch. 14 output pin. this pin operates as sot 14 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda 14 when it is used in an i 2 c (operation mode 4). 150 120 c8 sck 14 _0 (scl 14 _0) multifunction serial interface ch. 14 clock i/o pin. this pin operates as sck 14 when it is used in a uart/csio (operation modes 0 to 2) and as scl 14 when it is used in an i 2 c (operation mode 4). 151 121 d8 multi function serial 15 si n 15 _ 0 mult ifunction serial interface ch. 15 input pin 153 123 a10 sot 15 _ 0 (sda 15 _ 0 ) mul tifunction serial interface ch. 15 output pin. this pin operates as sot 15 when it is used in a uart/csio /lin (operation modes 0 to 3 ) and as sda 15 when it is used in an i 2 c (operation mode 4). 154 124 f8 sck 15 _ 0 (scl 15 _ 0 ) multifunction serial interface ch. 15 clock i/o pin. this pin operates as sck 15 when it is used in a uart/csio (operation modes 0 to 2) and as scl 15 when it is used in an i 2 c (operation mode 4). 155 1 25 b7 d a t a s h e e t 50 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 multi function timer 0 dtti0x_0 input signal controlling wave form generator outputs rto00 to rto05 of multi - function timer 0. 37 29 k2 dtti0x_1 104 88 h10 frc k0_0 16 - bit free - run timer ch.0 external clock input pin 32 - j5 frck0_1 105 89 h9 frck0_ 2 91 75 m12 ic00_0 16 - bit input capture ch.0 input pin of multi - function timer 0 . icxx describes chan n el number. 36 28 k1 ic00_1 100 84 j12 ic00_ 2 92 76 l13 ic01_0 35 27 j2 ic01_1 101 85 j11 ic01_ 2 93 77 l12 ic02_0 34 26 j3 ic02_1 102 86 j10 ic02_ 2 94 78 l11 ic03_0 33 - j4 ic03_1 103 87 j9 ic03_ 2 95 79 k13 rto00_0 (ppg00_0) wave form generator output of multi - function timer 0 . this pin operates as ppg00 when it is used in ppg0 output modes. 38 30 k3 rto00_1 (ppg00_1) 124 100 e12 rto01_0 (ppg00_0) wave form generator output of multi - function timer 0 . this pin operates as ppg00 when it is used in ppg0 output modes. 39 31 k4 rto01_ 1 (ppg00_1) 123 99 e11 rto02_0 (ppg02_0) wave form generator output of multi - function timer 0 . this pin operates as ppg02 when it is used in ppg0 output modes. 40 32 l1 rto02_ 1 (ppg02_1) 122 98 e10 rto03_0 (ppg02_0) wave form generator outpu t of multi - function timer 0 . this pin operates as ppg02 when it is used in ppg0 output modes. 41 33 l2 rto03_ 1 (ppg02_1) 121 97 f13 rto04_0 (ppg04_0) wave form generator output of multi - function timer 0 . this pin operates as ppg04 when it is used in p pg0 output modes. 42 34 l3 rto04_ 1 (ppg04_1) 120 96 f12 rto05_0 (ppg04_0) wave form generator output of multi - function timer 0 . this pin operates as ppg04 when it is used in ppg0 output modes. 43 35 m2 rto05_ 1 (ppg04_1) 119 95 f11 igtrg 0 _0 ppg ig bt mode external trigger input pin 61 53 n6 igtrg 0 _1 172 140 b3 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 51 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 quadrature position/ revolution counter 0 ain0_0 qprc ch.0 ain input pin 28 - h3 ain0_1 59 51 l5 ain0_2 13 13 e5 bin0_0 qprc ch.0 bin input pin 29 - h4 bin0_1 60 52 k5 bin0_2 14 14 f1 zin0_0 qprc ch.0 zin input pin 30 - h5 zin0_1 61 53 n6 zin0_2 15 15 f2 quadrature position/ revolution counter 1 ain1_0 qprc ch.1 ain input pin 73 65 n9 ain1_1 127 103 d13 ain1_2 62 54 m6 bin1_0 qprc ch.1 bin input pin 74 66 m9 bin1_1 126 102 d12 bin1_2 63 55 l6 zin1_0 qprc ch.1 zin input pin 75 67 l9 zin1_1 125 101 e13 zin1_2 64 56 k6 can tx0_0 can interface ch.0 tx output 65 57 j6 tx0_1 32 - j5 tx0_2 7 7 d1 rx0_0 can interface ch.0 rx output 66 58 n8 rx0_1 33 - j4 rx0_2 6 6 d2 real - time clock rtcco_0 0.5 seconds pulse output pin of real - time clock 152 122 e8 rtcco_1 93 77 l12 rtcco_2 37 29 k2 subout_0 sub c lock output pin 152 122 e8 subout_1 93 77 l12 subout_2 37 29 k2 d a t a s h e e t 52 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 reset initx external reset input. a reset is valid when initx="l". 57 49 n5 mode md0 mode 0 p in. du ring normal operation, md0="l" must be input. during serial programming to f lash memory, md0="h" must be input. 85 69 n12 md1 mode 1 p in. during serial programming to f lash memory, md1="l" must be input. 84 68 n13 power vcc power supply pin 1 1 c1 4 5 37 n1 54 46 p4 89 73 m14 131 107 c14 133 109 a13 156 126 a9 low - power consumption mode wkup0 deep standby mode return signal input pin 0 128 104 c13 wkup1 deep standby mode return signal input pin 1 91 75 m12 wkup2 deep standby mode return signal input pin 2 67 59 m8 wkup3 deep standby mode return signal input pin 3 172 140 b3 wkup4 deep standby mode return signal input pin 4 28 - h3 wkup5 deep standby mode return signal input pin 5 169 139 c5 hdmi - cec/ remote control rec eption cec0 _0 hdmi - cec/remote control reception ch.0 input/output pin 81 - m10 cec0_1 149 119 f9 cec1_0 hdmi - cec/remote control reception ch.1 input/output pin 172 140 b3 cec1 _1 19 19 f6 dac da0_0 d/a converter ch.0 analog output pin 145 115 c9 da1_0 d/a converter ch.1 analog output pin 146 116 b8 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v 0 - e 53 confidential pin function pin name function description pin no lqfp - 1 76 l qfp - 1 44 bga - 1 92 gnd vss gnd pin 27 25 a5 44 36 a8 53 45 a11 88 72 e1 132 108 g7 157 127 g8 176 144 h8 - - m1 - - p3 - - p7 - - n7 - - m7 - - l7 - - k7 - - j7 - - p11 - - n14 - - l14 - - b14 - - h7 - - b1 - - g1 - - j1 clock x0 main clock (oscillation) input pin 86 70 p12 x0a sub clock (oscillatio n) input pin 55 47 p5 x1 main clock (oscillation) i/o pin 87 71 p13 x1a sub clock (oscillation) i/o pin 56 48 p6 crout _0 built - in high - speed cr - osc clock output port 127 103 d13 crout _1 152 122 e8 analog power avcc a/d converter , d/a converter analog power pin 114 90 j14 avrh a/d converter analog reference voltage input pin 117 93 f14 analog gnd avss a/d converter , d/a converter gnd pin 115 91 h14 avrl a/d converter analog reference voltage input pin 116 92 g14 c pin c power supply stabilization capacity pin 52 44 p2 * : 5v tolerant i/o d a t a s h e e t 54 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? i /o c ircuit t ype type circuit remarks a it is possible to select the main oscillation / gpio function when the main oscillation is selected. ? oscillation feedback resistor : approximately 1 m ? with sta ndby mode control when the gpio is selected. ? cmos level output. ? cmos level hysteresis input ? with pull - up resistor control ? with standby mode control ? pul l - up resistor : approximately 50 k ? i oh = - 4 ma, i ol = 4 ma b ? cmos level hysteresis input ? pul l - up resistor : approximately 50 k p - ch p - ch n - ch r r p - ch p - ch n - ch x0 x1 pull - up resistor feedback resistor pull - up resistor pull - up resistor digital in put digital output digital output pull - up resistor control digital input standby mode control clock input standby mode control digital input standby mode control digital output digital output pull - up r esistor control d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 55 confidential type circuit remarks c ? open drain output ? cmos level hysteresis input d i t is possible to select the sub oscillation / gpio function when the sub oscillation is selected. ? oscillation feedback resistor : approximately 5 m ? with standby mode control when the gpio is selected. ? cmos level output. ? cmos level hysteresis input ? with pull - up resistor control ? with standby mode control ? pul l - up resistor : approximately 50 k ? i oh = - 4 ma, i ol = 4 ma p - ch p - ch n - ch r r p - ch p - ch n - ch x0 a x1 a pull - up resistor feedback resistor pull - up resistor digital input digital out put digital output digital output pull - up resistor contro l digital input standby mode control clock input standby mode control digital input standby mode control digital output digital output pull - up resistor control n-ch d a t a s h e e t 56 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential type circuit remarks e ? cmos level output ? cmos level hysteresis input ? with pull - up resistor con trol ? with standby mode control ? pul l - up resistor : approximately 50 k ? i oh = - 4 ma, i ol = 4 ma ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off ? +b input available f ? cmos level output ? cmos level hysteresis input ? with pull - up resistor control ? with standby mode control ? pul l - up resistor : approximately 50 k ? i oh = - 12 ma, i ol = 12 ma ? +b input available digital output digital output pull - up resistor control digital input standby mode c ontrol digital output digital output pull - up resistor control digital input standby mode c ontrol p-ch p-ch n-ch r d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 57 confidential type circuit remarks g ? cmos level output ? cmos level hysteresis input ? with input control ? analog input ? with pull - up resistor control ? with standby mode control ? pul l - up resistor : approximately 50 k ? i oh = - 4 ma, i ol = 4 ma ? when this pin is used as an i 2 c pin, the digital o utput p - ch transistor is always off ? +b input available h ? cmos level output ? cmos level hysteresis input ? with input control ? analog output ? with pull - up resistor control ? with standby mode control ? pull - up resistor : approximate ly 50 k ? i oh = - 4 ma, i ol = 4 ma digital output digital output pull - up resistor control di gital input standby mode c ontrol analog input input control p-ch p-ch n-ch r p - c h p - c h n - c h a n a l o g o u t p u t r d i g i t a l o u t p u t d i g i t a l o u t p u t d i g i t a l i n p u t s t a n d b y m o d e c o n t r o l p u l l - u p r e s i s t o r c o n t r o l d a t a s h e e t 58 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential type circuit remarks i ? cmos level output ? cmos level hysteresis input ? 5v tolerant ? with pull - up resistor control ? with standby mode control ? pul l - up resistor : approximately 50 k ? i oh = - 4ma, i ol = 4 ma ? available to control pzr registers. ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off j cmos level hysteresis input k ? cmos level output ? cmos level hysteresis input ? with standby mode control ? i oh = - 18.0 ma, i ol = 16.5 ma digital output digital output pull - up resistor control digital input standby mode c ontrol mode input digital output digital output digital input standby mode control p-ch p-ch n-ch r p-ch n-ch r d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 59 confidential ? h andling p recautions any semiconductor devices have inherently a certain rate of failure. the possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). this pa ge describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your spansion semiconductor devices. 1. precautions for product design this section describes precautions when designing electronic equipmen t using semiconductor devices. ? absolute maximum ratings semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. do not exceed these ratings. ? recommended operating conditions recommended operating conditions are normal operating ranges for the semiconductor device. all the device's electrical characteristics are warranted when operated within these ranges. always use semiconductor devices within the recommended operating conditions. operation outside these ranges may adversely affect reliability and could result in device failure. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advised to contact their sales representative beforehand. ? processing and protection of pins these precautions must be followed when handling the pins which connect semiconductor d evices to power supply and input/output functions. (1) preventing over - voltage and over - current conditions exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cas es leads to permanent damage of the device. try to prevent such overvoltage or over - current conditions at the design stage. (2) protection of output pins shorting of output pins to supply pins or other output pins, or connection to large capacitance can c ause large current flows. such conditions if present for extended periods of time can damage the device. therefore, avoid this type of connection. (3) handling of unused input pins unconnected input pins with very high impedance levels can adversely affec t stability of operation. such pins should be connected through an appropriate resistance to a power supply pin or ground pin. ? latch - up semiconductor devices are constructed by the formation of p - type and n - type areas on a substrate. when subjected to abno rmally high voltages, internal parasitic pnpn junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred ma to flow continuously at the power supply pin. this condition is called latch - up. caution: the occurrence of latch - up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. to prevent this from happening, do the following: (1) be sure that voltages applied to pins do not excee d the absolute maximum ratings. this should include attention to abnormal noise, surge levels, etc. (2) be sure that abnormal current flows do not occur during the power - on sequence. code: ds00 - 00004 - 3 e d a t a s h e e t 60 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? observance of safety regulations and standards most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. customers are requested to observe applicable regulations and standards in the design of products. ? fail - safe design any semiconductor devices have inherently a certain rate of failure. you must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over - current levels and other abnormal operating conditions. ? precautions related to usage of devices spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, comm unications, and measurement equipment, personal or household devices, etc.). caution: customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or prop erty damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales represe ntatives before such use. the company will not be responsible for damages arising from such use without prior approval. 2. precautions for package mounting package mounting may be either lead insertion type or surface mount type. in either case, for heat res istance during soldering, you should only mount under spansion 's recommended conditions. for detailed information about mount conditions, contact your sales representative. ? lead insertion type mounting of lead insertion type packages onto printed circuit b oards may be done by two methods: direct soldering on the board, or mounting by using a socket. direct mounting onto boards normally involves processes for inserting leads into through - holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. in this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. mounting processes should conform to spansion recommended mounting conditions. if socket mounting is used, differences in surface treatment of the socket contacts and ic lead surfaces can lead to contact deterioration after long periods. for this reason it is recommended that the surface treatment of socket contacts and ic leads be verified before mounting. ? surface mount type surface mount packaging has longer and thinner leads than lead - insertion packaging, and therefore leads are more easily deformed or bent. the use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges. you must use appropriate mounting techniques. spansion recommends the solder reflow method, and has established a ranking of mounting conditions fo r each product. users are advised to mount packages in accordance with spansion ranking of recommended conditions. d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 61 confidential ? lead - free packaging caution: when ball grid array (bga) packages with sn - ag - cu balls are mounted using sn - pb eutectic soldering, junction st rength may be reduced under some conditions of use. ? storage of semiconductor devices because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. during mounting, the applicat ion of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. to prevent, do the following: (1) avoid exposure to rapid temperature changes, which cause moisture to condense insi de the product. store products in locations where temperature changes are slight. (2) use dry boxes for product storage. products should be stored below 70% relative humidity, and at temperatures between 5 c and 30 c . when you open dry package that recomm ends humidity 40% to 70% relative humidity. (3) when necessary, spansion packages semiconductor devices in highly moisture - resistant aluminum laminate bags, with a silica gel desiccant. devices should be sealed in their aluminum laminate bags for storage. (4) avoid storing packages where they are exposed to corrosive gases or high levels of dust. ? baking packages that have absorbed moisture may be de - moisturized by baking (heat drying). follow the spansion recommended conditions for baking. condition: 125 c / 24 h ? static electricity because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions: (1) maintain relative humidity in the working environment between 40% and 70%. use of an apparatus for ion generation may be needed to remove electricity. (2) electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment. (3) eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 m ). wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended. (4) ground all fixtures and instruments, or protect with anti - static measures. (5) avoid the use of styrofoam or other hi ghly static - prone materials for storage of completed board assemblies. d a t a s h e e t 62 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential 3. precautions for use environment reliability of semiconductor devices depends on ambient temperature and other conditions as described above. for reliable performance, do the following : (1) humidity prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. if high humidity levels are anticipated, consider anti - humidity processing. (2) discharge of static electricity when high - voltage charges exis t close to semiconductor devices, discharges can cause abnormal operation. in such cases, use anti - static measures or processing to prevent discharges. (3) corrosive gases, dust, or oil exposure to corrosive gases or contact with dust or oil may lead to c hemical reactions that will adversely affect the device. if you use devices in such conditions, consider ways to prevent such exposure or to protect the devices. (4) radiation, including cosmic radiation most devices are not designed for environments invo lving exposure to radiation or cosmic radiation. users should provide shielding as appropriate. (5) smoke, flame caution: plastic molded devices are flammable, and therefore should not be used near combustible substances. if devices begin to smoke or burn , there is danger of the release of toxic gases. customers considering the use of spansion products in other special environmental conditions should consult with sales representatives. please check the latest handling precautions at the following url. htt p:// www.spansion .com/ fjdocuments/ fj/ datasheet/e - ds/ds00 - 00004 .pdf d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 63 confidential ? h andling d evices ? power supply pins in products with multiple v cc and v ss pins, respective pins at the same potential are interconnected within the device in order to prevent ma lfunctions such as latch - up. however, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. moreover, connect the current supply source with each power supply pin and gnd pin of this device at low impedance. it is also advisable that a ceramic capacitor of approximately 0.1 f be connected as a bypass capacitor between each power supply pin and gnd pin near this device. ? stabilizing power supply voltage a malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating con ditions of the vcc power supply voltage. as a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in vcc ripple ( peak - to - peak value) at the commercial frequency (50 hz/60 hz) does not exceed 10% of the vcc value in th e recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 v/s when there is a momentary fluctuation on switching the power supply. ? crystal oscillator circuit noise near the x0 /x1 and x0a/ x1 a pins may cause the device to malfunction. design the printed circui t board so that x0 / x1, x0a/x1a pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible. it is strongly recommended that the pc board artwork be designed such that the x0 /x1 and x0a/ x1 a pins are surrou nded by ground plane as this is expected to produce stable operation. evaluate oscillation of your using crystal oscillator by your mount board. ? sub crystal oscillator this series sub oscillator circuit is low gain to keep the low current consumption. the crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation. ? surface mount type size : more than 3.2mm 1.5mm load capacitance : approximately 6pf to 7pf ? lead type load capacitance : approximately 6pf to 7pf d a t a s h e e t 64 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? using an external clock when using an external cloc k as an input of the main clock , set x0 / x1 to the external clock input, and input the clock to x0 . x1 (pe3) can be used as a general - purpose i/o port. similarly, w hen using an ext ernal cloc k as an input of the sub clock , set x0 a/ x1 a to the external clock input, and input the clock to x0 a. x1 a (p47) can be used as a general - purpose i/o port. ? handling when using multi - function serial pin as i 2 c pin if it is using the multi - function serial pin as i 2 c pins, p - ch transistor of digital output is always disable d . however, i 2 c pins need to keep the electrical characteristic like other pins and not to connect to the external i 2 c bus system with power off. ? c pi n this series contains the regulator. be sure to connect a smoothing capacitor (c s ) for the regulator between the c pin and the gnd pin. please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. howeve r, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (f characteristics and y5v characteristics). please select the capacitor that meets the specifications in the operating conditions to use by e valuating the temperature characteristics of a capacitor. a smoothing capacitor of about 4.7 f would be recommended for this series. ? mode pins (md0) connect the md pin (md0) directly to v cc or v ss pins. design the printed circuit board such that the pull - up/down resistance stays low, as well as the distance between th e mode pins and v cc pins or v ss pins is as short as possible and the connection impedance is low, when the pins are pulled - up/down such as for switching the pin level and rewriting the flash memory data. it is because of preventing the device erroneously s witching to test mode due to noise. ? example of using an external clock device x0 ( x0a ) x1 (pe3), x1a (p47) can be used as general - purpose i/o ports. device c vss c s gnd set as external clock input d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 65 confidential ? notes on power - on turn power on/off in the following order or at the same time. if not using the a/d converter and d/a converter , connect avcc = vcc and avss = vss. turning on : v cc ? serial communication there is a possibility to receive wrong data due to the noise or other causes on the serial communication. therefore, design a printed circuit board so as to avoid noise. consider the c ase of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. if an error is detected , retransmit the data. ? differences in features among the products with different memory sizes and between flash memo ry products and mask products the electric characteristics including power consumption, esd, latch - up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between flash memory products and mask products are different because chip layout and memory structures are different. if you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics. ? pull - up function of 5v tolerant i / o please do not input t he signal more than vcc voltage at the time of pull - up function use of 5v tolerant i / o. ? adjoining wiring on circuit board if wiring of the crystal oscillation circuit (x0/x1 and x0a/ x1a ) adjoins and also runs in parallel with the wiring of gpio , there is a possibility that the oscillation erroneously counts because oscillation wave has noise with the change of gpio . keep as much distance as possible between both wirings and insert the ground pattern between them in order to avoid this possibility. d a t a s h e e t 66 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? b lock d iagram ? m emory s ize see " ? memory size " in " ? p roduct l ineup " to confirm the memory size. a h b - a p b b r i d g e : a p b 1 ( m a x 3 2 m h z ) a h b - a p b b r i d g e : a p b 2 ( m a x 3 2 m h z ) c o r t e x - m 3 f l a s h i / f c l o c k r e s e t g e n e r a t o r d u a l - t i m e r w a t c h d o g t i m e r ( h a r d w a r e ) d m a c 8 c h . w a t c h c o u n t e r u n i t 0 c s v e x t e r n a l i n t e r r u p t c o n t r o l l e r 3 2 p i n + n m i p o w e r - o n r e s e t s r a m 0 8 0 / 9 6 k b y t e s s r a m 1 8 0 / 9 6 k b y t e s i d s y s c l k n v i c w a t c h d o g t i m e r ( s o f t w a r e ) s e c u r i t y u n i t 1 t r s t x , t c k , t d i , t m s t r a c e d x , t r a c e c l k x 0 a v c c , a v s s , a v r h a n x x t i o a x t i o b x c t d o x 1 x 0 a x 1 a s c k x s i n x s o t x i n t x n m i x p 0 x , p 1 x , . . . p f x i n i t x m o d e - c t r l i r q - m o n i t o r m d 0 , m d 1 r e g u l a t o r c r c a c c e l e r a t o r a d t g x r t s 4 c t s 4 m a d x m a d a t a x o n - c h i p f l a s h 1 m b y t e s + 6 4 k b y t e s / 1 . 5 m b y t e s + 6 4 k b y t e s m u l t i - f u n c t i o n s e r i a l i / f 1 6 c h . h w f l o w c o n t r o l ( c h . 4 ) e x t e r n a l b u s i / f g p i o p i n - f u n c t i o n - c t r l l v d t p i u r o m t a b l e e t m s w j - d p m a i n o s c p l l s u b o s c c r 4 m h z c r 1 0 0 k h z c e c 0 _ x , c e c 1 _ x l v d c t r l b a s e t i m e r 1 6 - b i t 1 6 c h . / 3 2 - b i t 8 c h . h d m i - c e c / r e m o t e r e c i v e r c o n t r o l r e a l - t i m e c l o c k r t c c o , s u b o u t d e e p s t a n d b y c t r l w k u p x 1 6 - b i t f r e e - r u n t i m e r 3 c h . 1 6 - b i t o u t p u t c o m p a r e 6 c h . 1 6 - b i t i n p u t c a p t u r e 4 c h . a / d a c t i v a t i o n c o m p a r e 2 c h . 1 6 - b i t p p g 3 c h . d t t i 0 x f r c k 0 q p r c 2 c h . b i n x z i n x i c 0 x r t o 0 x a i n x 1 2 - b i t a / d c o n v e r t e r m u l t i - f u n c t i o n t i m e r 1 m c s x x , m d q m x , m o e x , m w e x , m a l e , m r d y , m n a l e , m n c l e , m n w e x , m n r e x , m c l k o u t i g t r g x w a v e f o r m g e n e r a t o r 3 c h . c r o u t s o u r c e c l o c k c a n 1 c h . t x 0 _ x , r x 0 _ x c a n p r e s c a l e r a h b - a p b b r i d g e : a p b 0 ( m a x 3 2 m h z ) m u l t i - l a y e r a h b ( m a x 6 0 m h z ) a h b - a h b b r i d g e d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 67 confidential ? m emory m ap ? memory map (1) peripherals area 0x41ff_ffff 0xffff_ffff 0xe010_0000 0x4006_3000 0xe000_0000 0x4006_2000 can ch.0 0x4006_1000 reserved 0x4006_0000 dmac 0x4004_0000 0x4003_f000 ext-bus i/f 0x4003_c000 reserved 0x7000_0000 0x4003_b000 rtc 0x4003_a000 watch counter 0x6000_0000 0x4003_9000 crc 0x4003_8000 mfs 0x4003_7000 can prescaler 0x4400_0000 0x4003_6000 reserved 0x4003_5000 lvd/ds mode 0x4200_0000 0x4003_4000 hdmi-cec/ remote control receiver 0x4003_3000 gpio 0x4000_0000 0x4003_2000 reserved 0x4003_1000 int-req.read 0x2400_0000 0x4003_0000 exti 0x4002_f000 reserved 0x2200_0000 0x4002_e000 cr trim 0x4002_9000 reserved 0x2001_8000 0x4002_8000 d/ac 0x2000_0000 sram1 0x4002_7000 a/dc 0x1ffe_8000 sram0 0x4002_6000 qprc 0x4002_5000 base timer 0x0051_8000 0x4002_4000 ppg 0x0050_8000 flash(work area) 0x0040_4000 reserved 0x0040_0000 security/cr trim 0x4002_1000 0x4002_0000 mft unit0 0x4001_6000 0x4001_5000 dual timer 0x0000_0000 0x4001_3000 0x4001_2000 sw wdt 0x4001_1000 hw wdt 0x4001_0000 clock/reset 0x4000_1000 0x4000_0000 flash i/f reserved reserved cortex-m3 private peripherals reserved reserved reserved external device area 32mbytes bit band alias see " ? memory map(2)" for the memory size details. reserved peripherals reserved 32mbytes bit band alias reserved reserved flash(main area) reserved reserved reserved d a t a s h e e t 68 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? memory map (2) *:the content of sram can be retained at the deep standby modes by the setting of deep standby ram retention register (dsramr). see " mb9b520t/420t/320t/120t series flash programming m anual " for secto r s tructure of flash . mb9bf429sa/ta mb9bf428sa/ta 0x2008_0000 0x2008_0000 0x2001_8000 0x2001_4000 0x2000_4000 0x2000_4000 0x2000_0000 sram1 16kbytes* 0x2000_0000 sram1 16kbytes* 0x1fff_c000 sram0 16kbytes* 0x1fff_c000 sram0 16kbytes* 0x1ffe_c000 0x1ffe_8000 0x0051_8000 0x0051_8000 0x0050_8000 0x0050_8000 0x0040_4000 0x0040_4000 0x0040_2000 cr trimming 0x0040_2000 cr trimming 0x0040_0000 security 0x0040_0000 security 0x0018_0000 reserved 0x0010_0000 0x0010_0000 rom0_sa8(48kb) rom0_sa8(48kb) 0x0000_0000 rom0_sa2-3(8kbx2) 0x0000_0000 rom0_sa2-3(8kbx2) reserved rom1_sa8-15(8kbx8) flash (main area, rom1) 512kbytes rom0_sa9-23(64kbx15) flash (main area, rom0) 1mbytes reserved reserved reserved rom1_sa0-7(8kbx8) sram1 80kbytes sram0 80kbytes reserved reserved sram1 64kbytes sram0 64kbytes reserved flash (work area, rom1) 64kbytes rom0_sa9-23(64kbx15) flash (main area, rom0) 1mbytes flash (work area, rom1) 64kbytes rom1_sa0-7(8kbx8) d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 69 confidential ? peripheral address map start address end address bus peripherals 0x4000_0000 0x4000_0fff ahb f lash memory i/f register 0x4000_1000 0x4000_ffff reserved 0x4001_0000 0x4001_0fff apb0 clock/reset control 0x4001_1000 0x4001_1fff hardware watchdog timer 0x4001_2000 0x4001_2fff software watchdog timer 0x4001_3000 0x4001_4fff reserved 0x4001_500 0 0x4001_5fff dual - timer 0x4001_6000 0x4001_ffff reserved 0x4002_0000 0x4002_0fff apb1 multi - function timer unit 0 0x4002_1000 0x4002_ 3 fff reserved 0x4002_4000 0x4002_4fff ppg 0x4002_5000 0x4002_5fff base timer 0x4002_6000 0x4002_6fff quadrature position/revolution counter (qprc) 0x4002_7000 0x4002_7fff a/d converter 0x4002_8000 0x4002_8 fff d /a converter 0x4002_ 9 000 0x4002_dfff reserved 0x4002_e000 0x4002_efff built - in cr trimming 0x4002_f000 0x4002_ffff reserved 0x4003_0000 0x4003_0ff f apb2 external interrupt 0x4003_1000 0x4003_1fff interrupt source check resister 0x4003_2000 0x4003_2fff reserved 0x4003_3000 0x4003_3fff gpio 0x4003_4000 0x4003_4fff hdmi - cec/remote control reception 0x4003_5000 0x4003_5 7 ff low - voltage detector 0x4003_ 58 00 0x4003_5 f ff deep standby mode controller 0x4003_6000 0x4003_6fff reserved 0x4003_7000 0x4003_7fff can prescaler 0x4003_8000 0x4003_8fff multi - function serial interface 0x4003_9000 0x4003_9fff crc 0x4003_a000 0x4003_afff watch count er 0x4003_b000 0x4003_ b fff real - time clock 0x4003_ c 000 0x4003_ e fff reserved 0x4003_ f 000 0x4003_ f fff external bus interface 0x4004_0000 0x400 5 _ffff ahb reserved 0x4006_0000 0x4006_0fff dmac register 0x4006_ 1 000 0x4006_ 1 fff reserved 0x4006_ 2 000 0 x4006_ 2 fff can ch. 0 0x4006_ 3 000 0x41ff_ffff reserved d a t a s h e e t 70 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential ? p in s tatus i n e ach cpu s tate the terms used for pin status have the following meanings. ? initx=0 this is the period when the initx pin is the " l " level. ? initx=1 this is the period when the initx pin is the " h " level. ? spl=0 this is the status that the standby pin level setting bit (spl) in the standby mode control register (stb_ctl) is set to " 0 " . ? spl=1 this is the status that the standby pin level setting bit (spl) in the standby mode control register (stb_ctl) is set to " 1 " . ? input enabled in dicates that the input function can be used. ? internal input fixed at " 0 " this is the status that the input function cannot be used. internal input is fixed at " l " . ? hi - z indicates that the pin drive transistor is disabled and the pin is put in the hi - z stat e. ? setting disabled indicates that the setting is disabled. ? maintain previous state maintains the state that was immediately prior to entering the current mode. if a built - in peripheral function is operating, the output follows the peripheral function. if the pin is being used as a port, that output is maintained. ? analog input is enabled indicates that the analog input is enabled. ? trace output indicates that the trace function can be used. ? gpio selected in deep standby mode, pins switch to the general - purpo se i/o port. d a t a s h e e t january 3 0 , 201 5 , MB9B420TA_ds706 - 00061 - 2 v0 - e 71 confidential ? list of pin status pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run mode or sleep mode state timer mode , rtc mode , or stop mode state deep standby rtc mode or deep standby stop mode state return from deep standby mode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable - initx = 0 initx = 1 initx = 1 initx = 1 initx = 1 initx = 1 - - - - spl = 0 spl = 1 spl = 0 spl = 1 - a gpio selected setting disabled setting disabled setting disabled maintain previous state maintain previous state hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal inp ut fixed at "0" gpio selected main crystal oscillator input pin/ external main clock input selected input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled b gpio selected setting dis abled setting disabled setting disabled maintain previous state maintain previous state hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected external main clock input selected setti ng disabled setting disabled setting disabled maintain previous state maintain previous state hi - z / internal input fixed at "0" maintain previous state hi - z / internal input fixed at "0" maintain previous state main crystal oscillator output pin hi - z / internal input fixed at "0"/ or input enable hi - z / internal input fixed at "0" hi - z / internal input fixed at "0" maintain previous state/when oscillation stop s * 1 , hi - z / internal input fixed at "0" maintain previous state/when oscillation stop s * 1 , hi - z / internal input fixed at "0" maintain previous state/when oscillation stop s * 1 , hi - z / internal input fixed at "0" maintain previous state/when oscillation stop s * 1 , hi - z / internal input fixed at "0" maintain previous state/when oscillation stop s * 1 , hi - z / internal input fixed at "0" maintain previous state/when oscillation stop s * 1 , hi - z / internal input fixed at "0" c initx input pin pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabl ed pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled d mode input pin input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled e mode inp ut pin input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled gpio selected setting disabled setting disabled setting disabled maintain previous state maintain previous state hi - z / i nput enabled gpio selected hi - z / input enabled gpio selected d a t a s h e e t 72 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run mode or sleep mode state timer mode , rtc mode , or stop mode state deep standby rtc mode or deep standby stop mode state return from deep standby mode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable - initx = 0 initx = 1 initx = 1 initx = 1 initx = 1 initx = 1 - - - - spl = 0 spl = 1 spl = 0 spl = 1 - f gpio selected setting disabled setting disabled setting disabled maintain previous state maintain previous state hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" h i - z / internal input fixed at "0" gpio selected sub crystal oscillator input pin / external sub clock input selected input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled g gpio sel ected setting disabled setting disabled setting disabled maintain previous state maintain previous state hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected external sub clock inpu t selected setting disabled setting disabled setting disabled maintain previous state maintain previous state hi - z / internal input fixed at "0" maintain previous state hi - z/ internal input fixed at "0" maintain previous state sub crystal oscillator outp ut pin hi - z / internal input fixed at " 0 " / or input enable hi - z / internal input fixed at "0" hi - z / internal input fixed at "0" maintain previous state maintain previous state /when oscillation stop s * 2 , hi - z / internal input fixed at "0" maintain previous state /when oscillation stop s * 2 , hi - z / internal input fixed at "0" maintain previous state /when oscillation stop s * 2 , hi - z / internal input fixed at "0" maintain previous state /when oscillation stop s * 2 , hi - z / internal input fixed at "0" maintain previous state /when oscillation stop s * 2 , hi - z / internal input fixed at "0" h nmix selected setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state wkup input enabled hi - z / wkup input enabled gpi o selected gpio selected hi - z hi - z / input enabled hi - z / input enabled hi - z / internal input fixed at "0" i jtag selected hi - z pull - up / input enabled pull - up / input enabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state gpio selected setting disabled setting disabled setting disabled hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpi o selected d a t a s h e e t january 3 0 , 201 5 , MB9B420TA_ds706 - 00061 - 2 v0 - e 73 confidential pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run mode or sleep mode state timer mode , rtc mode , or stop mode state deep standby rtc mode or deep standby stop mode state return from deep standby mode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable - initx = 0 initx = 1 initx = 1 initx = 1 initx = 1 initx = 1 - - - - spl = 0 spl = 1 spl = 0 spl = 1 - j resource selected hi - z hi - z / input enabled hi - z / input enabled maintain previous state maintain previous state hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected gpio selected k external interrupt enabled selected setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected resource other than above selected hi - z hi - z / input enabled hi - z / input enabled hi - z / internal input fixed at "0" gpio selected l analog input selected hi - z hi - z / internal input fixed at "0" / analog input enabl ed hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled resource other than above selected setting disabled setting disabled setting disabled maintain previ ous state maintain previous state hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected gpio selected m analog input selected hi - z hi - z / internal input fixed at "0" / anal og input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled external interrupt enabled selected setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected resource other than above selected hi - z / internal input fixed at "0" gpio selec ted d a t a s h e e t 74 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run mode or sleep mode state timer mode , rtc mode , or stop mode state deep standby rtc mode or deep standby stop mode state return from deep standby mode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable - initx = 0 initx = 1 initx = 1 initx = 1 initx = 1 initx = 1 - - - - spl = 0 spl = 1 spl = 0 spl = 1 - n analog input selected hi - z hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / an alog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled hi - z / internal input fixed at "0" / analog input enabled wk up enabled setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state wkup input enabled hi - z / wkup input enabled gpio selected external interrupt enabled selected gpio selected inter nal input fixed at "0" hi - z / internal input fixed at "0" resource other than above selected hi - z / internal input fixed at "0" gpio selected o analog out put selected setting disabled setting disabled setting disabled maintain previo us state *3 *4 gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected resource other than above selected hi - z hi - z / input enabled hi - z / input enabled maintain previous state hi - z / internal input fixed at "0" gpio selected p trace selected setting disabled setting disabled setting disabled maintain previous state maintain previous state trace output gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected resource other than above selected hi - z hi - z / input enabled hi - z / input enabled hi - z / internal input fixed at "0" gpio selected d a t a s h e e t january 3 0 , 201 5 , MB9B420TA_ds706 - 00061 - 2 v0 - e 75 confidential pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run mode or sleep mode state timer mode , rtc mode , or stop mode state deep standby rtc mode or deep standby stop mode state return from deep standby mode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable - initx = 0 initx = 1 initx = 1 initx = 1 initx = 1 initx = 1 - - - - spl = 0 spl = 1 spl = 0 spl = 1 - q trace selected setting disabled setting disabled setting disabled maintain previous state maintain previous state trace output gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected external interrupt enabled selected maintain previous state resource other than above selected hi - z hi - z / input enabled hi - z / input enab led hi - z / internal input fixed at "0" gpio selected r cec enabled setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state m aintain previous state resource other than above selected hi - z hi - z / input enabled hi - z / input enabled hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected gpio selected s cec enabled setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state external interrupt enabled selected gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected resource other than above selected hi - z hi - z / input enabled hi - z / input enabled hi - z / internal input fixed at "0" gpio selected t cec enabl ed setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state wkup enabled wkup input enabled hi - z / wkup input enabled gpio selected external interrupt enabled selected gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" resource other than above selected hi - z hi - z / input enabled hi - z / input enabled hi - z / internal input fix ed at "0" gpio selected d a t a s h e e t 76 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confidential pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run mode or sleep mode state timer mode , rtc mode , or stop mode state deep standby rtc mode or deep standby stop mode state return from deep standby mode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable - initx = 0 initx = 1 initx = 1 initx = 1 initx = 1 initx = 1 - - - - spl = 0 spl = 1 spl = 0 spl = 1 - u wkup enabled setting disabled setting disabled setting disabled maintain previous state maintain previous state maintain previous state wkup input enabled hi - z / wkup input enabled gpio selected external interrupt enabled selected gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" resource other than above selected hi - z hi - z / input enabled hi - z / input enabled hi - z / internal input fixed at "0" gpio selected v g pio selected hi - z hi - z / input enabled hi - z / input enabled maintain previous state maintain previous state hi - z / internal input fixed at "0" gpio selected internal input fixed at "0" hi - z / internal input fixed at "0" gpio selected *1 : oscillation is s topped at s ub timer mode , low - speed cr timer mode, rtc mode, stop mode , deep standby rtc mode , and deep standby stop mode. *2 : oscillation is stopped at stop mode and deep standby stop mode . *3 : maintain previous state at timer mode . gpio selected intern al input fixed at "0" at rtc mode , stop mode. *4 : maintain previous state at timer mode . hi - z/ internal input fixed at "0" at rtc mode , stop mode. d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 77 confidential ? e lectrical c haracteristics 1. absolute maximum ratings parameter symbol rating unit remarks min max power supply voltage * 1 , * 2 v cc v ss - 0.5 v ss + 6.5 v analog power supply voltage * 1 , * 3 av cc v ss - 0.5 v ss + 6.5 v analog refe rence voltage * 1 , * 3 avrh v ss - 0.5 v ss + 6.5 v input voltage* 1 v i v ss - 0.5 v cc + 0.5 ( 6.5v) v v ss - 0.5 v ss + 6.5 v 5v tolerant v ss - 0.5 v ss + 3. 6 3 v 5v tolerant * 8 analog pin input voltage* 1 v ia v ss - 0.5 av cc + 0.5 ( 6.5v) v output voltage* 1 v o v ss - 0.5 v cc + 0.5 ( 6.5v) v clamp maximum current i clamp - 2 +2 ma * 8 clamp t otal maximum current [i clamp ] +20 ma * 8 " l " level maximum output current* 4 i ol - 10 ma 4ma type 20 ma 12ma type 39 ma p80/p81 " l " level average output current* 5 i olav - 4 ma 4ma type 12 ma 12ma type 16.5 ma p80/p81 " l " level total maxi mum output current i ol - 100 ma " l " level total average output current* 6 i olav - 50 ma " h " level maximum output current* 4 i oh - - 10 ma 4ma type - 20 ma 12ma type - 39 ma p80/p81 " h " level average output current* 5 i ohav - - 4 ma 4ma type - 12 ma 12ma type - 18 ma p80/p81 " h " level total maximum output current i oh - - 100 ma " h " level total average output current* 6 i ohav - - 50 ma power consumption p d - 3 9 0 mw storage temperature t stg - 55 + 150 c * 1 : the se parameters are based on the condition that v ss = a v ss = 0v. * 2 : v cc must not drop below v ss - 0.5v. * 3 : ensure that the voltage does not exceed v cc + 0. 5 v , for example , when the power is turned on. * 4 : the maximum output current is defined as the value of the peak cu rrent flowing through any one of the corresponding pins . * 5 : the average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period. * 6 : the total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms. *7 : v cc = av cc = av rh = v ss = av ss = av rl = 0 .0 v d a t a s h e e t 78 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial * 8 : ? see " ? l ist of p in f unctions " and " ? i/o c ircuit t ype " about +b input available pin. ? use within recomm ended operating conditions. ? use at dc voltage (current) the +b input . ? the +b signal should always be applied a limiting resistance placed between the +b signal and the device. ? the value of the limiting resistance should be set so that when the +b signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods. ? note that when the device drive current is low, such as in the low - power consumpsion modes, the +b input potential may pass through the protective diode and increase the potential at the v cc and avcc pin, and this may affect other devices. ? note that if a +b signal is input when the device power supply is off (not fixed at 0v), the power supply is provided from the pins, so that incomp lete operation may result. ? the following is a r ecommended circuit example (i/o equivalent circuit ) . < warning > semiconductor devices may be permanently damaged by application of stress (including, w ithout limitation, voltage, current or temperature) in excess of absolute maximum ratings. do not exceed any of these ratings. r protection diode p - ch v cc v cc limiting resistor n - ch av cc analog input digital input digital output +b input (0v to 16v) d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 79 confidential 2. recommended operating conditions (v ss = av ss = 0.0v) parameter symbol conditions value unit remarks min max power suppl y voltage v cc - 2.7 * 2 5.5 v analog power supply voltage av cc - 2.7 5.5 v av cc = v cc analog reference voltage avrh - 2.7 av cc v avrl - av ss av ss v smoothing capacitor c s - 1 10 1 operating t emperature ta - - 40 + 10 5 c * 1 : see " ? c pin" in " ? h andling d evices " for the connection of the smoothing capacitor. * 2 : in between less than the minimum power supply voltage and low voltage reset /interrupt detection voltage or more, instruction execution and low voltage detection function by built - in high - speed cr(including main pll is used) or built - in low - speed cr is possible to operate only. < warning > the recommended operating conditions are re quired in order to ensure the normal operation of the semiconductor device. all of the device's electrical characteristics are warranted when the device is operated under these conditions. any use of semiconductor devices will be under their recommended op erating condition. operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. no warranty is made with respect to any use, operating conditions or combinations not represented o n this data sheet. if you are considering application under any conditions other than listed herein, please contact sales representatives beforehand. d a t a s h e e t 80 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial 3. dc characteristics ( 1 ) current rating parameter symbol (pin name) conditions value unit remarks typ * 1 max* 2 power supply current i cc pll run mode cpu : 60 mhz , peripheral : 3 0 mhz * 3 ,* 5 29 37 ma cpu: 60 mhz, peripheral clock stops * 3 ,* 5 19 26 ma high - speed cr run mode cpu/ peripheral : 4mhz* 4 * 3 3.1 6.4 ma sub run mode cpu/ peripheral : 32khz * 3 ,* 6 170 2300 a low - speed cr run mode cpu/ peripheral : 100khz * 3 210 2300 a i ccs pll sleep mode peripheral : 3 0 mhz * 3 ,* 5 19 26 ma high - speed cr sleep mode peripheral : 4mhz* 4 * 3 2.1 5.1 ma sub sleep mode peripheral : 32khz * 3 ,* 6 160 2200 a low - speed cr sleep mode peripheral : 100 khz * 3 190 2200 a i cc h stop mode ta = + 25 c * 3 20 75 a ta = + 105 c * 3 - 1.3 m a i cc t main timer mode ta = + 25 c * 3 ,* 6 2.8 5.5 m a ta = + 105 c * 3 ,* 6 - 6.5 m a sub timer mode ta = + 25 c * 3 ,* 6 24 95 a ta = + 105 c * 3 ,* 6 - 1.7 m a i cc r rtc mode ta = + 25 c * 3 ,* 6 21 89 a ta = + 105 c * 3 ,* 6 - 1.7 m a *1 : ta=+25 ,v cc = 3.3v *2 : ta=+105 ,v cc =5.5v * 3 : when a l l ports are fixed. * 4 : when setting it to 4mhz by trimming. * 5 : when using the crystal oscillator of 4 mhz(including the current consumption of the oscillation circuit ) * 6 : when using the crystal oscillator of 32 khz(including the current consumption of the oscillation circuit ) d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 81 confidential parameter symbol (pin name) co nditions value unit remarks typ* 1 max* 2 power supply current i cc h d deep standby stop mode ta = + 25 c , when ram is off * 3 1.9 13 4 * 3 4.8 17 4 * 3 5.5 20 3 - 300 4 * 3 320 4 * 3 330 cc rd deep standby rtc mode ta = + 25 c , when ram is off * 3 ,* 5 2.5 14 4 * 3 ,* 5 5.4 18 4 * 3 ,* 5 6.1 21 3 ,* 5 - 305 4 * 3 ,* 5 325 4 * 3 ,* 5 335 cc =3.3v *2 : v cc =5.5v * 3 : when a l l ports are fixed and lvd o ff . * 4 : for more information about ram retenti on area, s ee " ? memory map (2) " in " ? m emory m ap " . * 5 : when using the crystal oscillator of 32 khz(including the current consumption of the oscillation circuit ) d a t a s h e e t 82 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial ? low - v oltage d etection current ( v cc = 2.7v to 5.5v, v ss = 0v, ta = - 40c to + 105 c) parameter symbol (pin name) conditions value unit remarks min typ max low - v oltage detection circuit (lvd) power supply current i cclvd (vcc) at operation - 0.13 0.3 ? flash m emory current ( v cc = 2.7v to 5.5v, v ss = 0v, ta = - 40c to + 105 c) parameter symbol pin name conditions value unit remarks min typ max flash m emory w rite/ e rase current i ccflash (vcc) vcc at rom0 write/erase - 9.9 11.8 ma * 1 at rom1 write/era se - 9.5 11.2 ma * 1 * 1 : wh en programming or erase in flash memory, flash memory write/erase current (iccflash) is added to the power supply current (i cc ). in addition, w hen programming or erase in flash memory rom0 and rom1 at t he same time , flash me mory write/erase current (iccflash) of both rom0 and rom1 are added to the power supply current (i cc ). ? a/d converter current ( v cc = av cc = 2.7v to 5.5v, v ss = av ss = avrl = 0v, ta = - 40c to + 105 c) parameter symbol pin name conditions value unit rem arks min typ max power supply current i ccad (vcc) a vcc at 1unit operation - 0. 69 0.9 ma at stop - 0. 6 35 ccavrh (vcc) avrh at 1unit operation avrh=5.5v - 1.1 1.97 ma at stop - 0. 2 3.4 ? d/ a converter current ( v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, ta = - 40c to + 105 c) parameter symbol pin name conditions value unit remarks min typ max power supply current * 1 idda * 2 (vcc) avcc at 1unit operation av cc =3.3v 250 315 380 cc =5.0v 380 475 580 (vcc) at stop - - 30 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 83 confidential ( 2 ) pin characteristics (v cc = av cc = 2.7v to 5.5v , v ss = av ss = avrl = 0v , t a = - 40 c to + 10 5 c ) param eter symbol pin name conditions value unit remarks min typ max "h" level input voltage (hysteresis input) v ihs cmos hysteresis input pin , md0 , md1 - v cc 0.8 - v cc + 0.3 v 5v tolerant input pin - v cc 0.8 - v ss + 5.5 v " l " level input volta ge (hysteresis input) v ils cmos hysteresis input pin , md0 , md1 - v ss - 0.3 - v cc 0.2 v 5v tolerant input pin - v ss - 0.3 - v cc 0.2 v "h" level output voltage v oh 4ma type v cc oh = - 4ma v cc - 0.5 - v cc v v cc < 4.5 v , i oh = - 2ma 12ma type v cc oh = - 12ma v cc - 0.5 - v cc v v cc < 4.5 v , i oh = - 8ma p80/p81 v cc oh = - 18.0 ma v cc - 0.4 - v cc v v cc < 4.5 v , i oh = - 12.0 m a "l" level output voltage v ol 4ma type v cc ol = 4ma v ss - 0.4 v v cc < 4.5 v , i ol = 2ma 12ma type v cc ol = 12ma v ss - 0.4 v v cc < 4.5 v , i ol = 8ma p80/p81 v cc ol = 16.5 ma v ss - 0.4 v v cc < 4.5 v , i ol = 10.5ma d a t a s h e e t 84 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial param eter symbol pin name conditions value unit remarks min typ max input leak current i il - - - 5 - + 5 a cec0_0, cec0_1, cec1_0, cec1_1 v cc = av cc = av rh = v ss = av ss = av rl = 0 .0 v - - +1.8 a pull - up resistance value r pu pull - up pin v cc 4.5 v 33 50 90 k v cc < 4.5 v - - 180 input capacitance c in other than vcc, vss, avcc, avss, avrh , avrl - - 5 15 pf d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 85 confidential 4. ac characteristics (1) main clock input characteristics (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions value unit remar ks min max input frequency f ch x0 , x1 v cc cc < 4.5v 4 20 - 4 48 mhz when using external c lock input clock cycle t cylh - 20.83 250 ns when using external c lock input clock pulse width - p wh /t cylh , p wl /t cylh 45 55 % when using exter nal c lock input clock rising time and falling time t cf , t cr - - 5 ns when using external c lock internal operating c lock * 1 frequency f cm - - - 60 mhz master clock f cc - - - 60 mhz base clock (hclk/fclk) f cp0 - - - 32 mhz apb0 bus clock * 2 f cp1 - - - 32 mhz apb1 bus clock * 2 f cp 2 - - - 32 mhz apb2 bus clock * 2 internal operating clock * 1 cycle time t cy cc - - 1 6.7 - ns base clock (hclk/fclk) t cycp 0 - - 31.25 - ns apb0 bus clock * 2 t cycp 1 - - 31.25 - ns apb1 bus clock * 2 t cycp 2 - - 31.25 - ns apb2 bus clock * 2 * 1 : for more information about each internal operating clock , see " c hapter 2 - 1 : clock " in " fm3 family peripheral manual ". * 2 : for about each apb bus which each peripheral is connected to , see " ? b lock d iagram " in this data s heet. x0 d a t a s h e e t 86 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial (2) sub clock input characteristics (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name co nditions value unit remarks min typ max input frequency 1/ t cyll x0a , x1a - - 32.768 - khz when crystal oscillator is connected * - 32 - 100 khz when using external clock input clock cycle t cyll - 10 - 31.25 wh /t cyll , p wl /t cyll 45 - 55 % when using external clock * : for more information about crystal oscillator , see " ? sub crystal oscillator " in " ? h andling d evices " . x0 a d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 87 confidential (3) built - in cr oscillation characteristics ? built - in h igh - speed cr (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol condition s value unit remarks min typ max clock frequency f crh ta = + 25 c , 3.6v < v cc 1 ta = 0 c to + 85 c , 3.6v < v cc cc 2.7v cc 2.7v cc 2.7v cc 2.7v cc crwt - - - 30 2 * 1 : in the case of using the values i n cr trimming area of f lash memory at shipment for frequency /t emperature trimming. *2 : f requency stable time is time to stable of the frequency of the high - speed cr . clock after the trim value is set. after setting the trim value, the period when the freq uency stability time passes can use the high - speed cr clock as a source clock. ? built - in low - speed cr (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol conditions value unit remarks min typ max clock frequency f crl - 50 100 15 0 k hz d a t a s h e e t 88 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial (4 - 1 ) operating conditions of main pll (in the case of using main clock for input of pll) (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol value unit remarks min typ max pll oscillation stabilization wait time* 1 (lock up time) t lock 100 - - plli 4 - 16 mh z pll multiplication rate - 5 - 37 multiplier pll macro oscillation clock frequency f pllo 75 - 150 mh z main pll clock frequency* 2 f clkpll - - 60 mh z *1 : time from when the pll starts operating until t he oscillation stabilizes. *2 : for more information about main pll clock (clkpll), see "c hapter 2 - 1 : clock" in "fm3 family peripheral manual". (4 - 2) operating conditions of main pll (in the case of using built - in high - speed cr for input clock o f main pll ) (v cc = 2.7v to 5.5v , v ss = 0v , ta = - 40 c to + 10 5 c ) parameter symbol value unit remarks min typ max pll oscillation stabilization wait time* 1 (lock up time) t lock 100 - - plli 3.8 4 4.2 mh z pll multiplication rate - 19 - 35 multiplier pll macro oscillation clock frequency f pllo 72 - 150 mh z main pll clock frequency* 2 f clkpll - - 60 mh z *1 : time from when the pll starts operating unt il the oscillation stabilizes. *2 : for more information about main pll clock (clkpll), see "c hapter 2 - 1 : clock" in "fm3 family peripheral manual". note: make sure to input to the main pll source clock, the high - speed cr clock (clkhc) that the frequ ency / t emperature has been trimmed. k divider pll input clock main pll pll macro oscillation clock m divider main pll clock (clkpll) n divider main pll connection high - speed cr clock (clkhc) main clock (clkmo) d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 89 confidential (5) reset input characteristics (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions value unit remarks min max reset input time t initx initx - 500 - ns (6) power - on reset timing (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name value unit remarks min max power supply rising time tr v cc 0 - ms power supply shut down time toff 1 - ms time until relea sing power - on reset tprt 1.34 18.6 ms glossary ? vcc_minimum : minimum v cc of recommended operating conditions ? vd h _minimum : minimum release voltage (when svhr=0 0 000) of low - v oltage detection reset . see " 7 . low - v oltage detec tion characteristics " 0 . 2 v v d h _ m i n i m u m v c c _ m i n i m u m t p r t i n t e r n a l r s t v c c c p u o p e r a t i o n s t a r t r s t a c t i v e r e l e a s e t r 0 . 2 v 0 . 2 v t o f f d a t a s h e e t 90 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial (7) external bus timing external bus clock output characteristics (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name conditions value unit min max out put frequency t cycle mclkout * v cc 5 0 mhz v cc < 4.5 v - 32 mhz * : the external bus clock (mclkout) is a divided clock of hclk. for more information about setting of clock divider , see " c hapter 12 : external bus interface " in "fm3 family peripheral manual ". when external bus clock is not output, this characteristics does not give any effect on external bus operation. external bus signal input/output characterist ics (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol conditions value unit remarks signal input c haracteristics v ih - 0.8 v cc v v il 0.2 v cc v signal output c haracteristics v oh 0.8 v cc v v ol 0.2 v cc v input signal output signal mclkout v ih v il v il v ih v oh v ol v ol v oh d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 91 confidential separate bus access asynchronous sram mode (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name condition s value unit min max moex min pulse width t oew moex v cc mclk n - 3 - ns v cc < 4.5v mcsx csl C av mcsx[7:0] , mad[24:0] v cc - 9 + 9 ns v cc < 4.5v - 12 + 12 moex oeh - ax moex , mad[24:0] v cc 0 mclk m+9 ns v cc < 4.5v mclk m+12 mcsx cs l - oe l moex , mcsx[7:0] v cc mclk m - 9 mclk m+9 ns v cc < 4.5v mclk m - 12 mclk m+12 moex oeh - c sh v cc 0 mclk m+9 ns v cc < 4 .5v mclk m+12 mcsx cs l - r dqml mcsx , mdqm[1:0] v cc mclk m - 9 mclk m+9 ns v cc < 4.5v mclk m - 12 mclk m+12 data set up ds - oe moex , madata[15:0] v cc 2 0 - ns v cc < 4.5v 38 - moex dh - oe moex , madata[15:0] v cc 0 - ns v cc < 4.5v m wex min pulse width t wew mwex v cc mclk n - 3 - ns v cc < 4.5v mwex weh - ax mwex , mad[24:0] v cc 0 mclk m+9 ns v cc < 4.5v mclk m+1 2 mcsx csl - wel mwex , mcsx[7:0] v cc mclk n - 9 mclk n+9 ns v cc < 4.5v mclk n - 12 mclk n+12 mwex weh - csh v cc 0 mclk m+9 ns v cc < 4.5v mclk m+12 mcsx cs l - w dq ml mcsx , mdqm[1:0] v cc mclk n - 9 mclk n+9 ns v cc < 4.5v mclk n - 12 mclk n+12 mcsx cs l - d v mcsx , madata[15:0] v cc mclk - 9 mclk +9 ns v cc < 4.5v mclk - 12 mclk +12 mwex weh - dx mwex , madata[15:0] v cc 0 mclk m+ 12 ns v cc < 4.5v note: w hen the external load capacitance c l = 30 pf (m = 0 to 15, n = 1 to 16) . d a t a s h e e t 92 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial mclk mcsx[7:0] m ad[24:0] mdqm[1:0] mwex madata[15:0] moex i n v a l i d a d d r e s s t c s l - o e l t c s l - a v r d a d d r e s s w d t d h - o e t d s - o e t w e h - d x t o e w t o e h - a x t o e h - c s h t w e w t c y c l e t c s l - w e l t c s l - a v t w e h - c s h t w e h - a x t c s l - w d q m l t c s l - r d q m l t c s l - d v d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 93 confidential separate bus access synchronous sram mode (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name conditions value unit min max address delay time t av mclk , mad[24:0] v cc cc < 4.5v mcsx delay time t csl mclk , mcsx[7:0] v cc cc < 4.5v 12 t cs h v cc c c < 4.5v 12 moex delay time t rel mclk , moex v cc cc < 4.5v 12 t reh v cc cc < 4.5v 12 data set up ds mclk , madata[15:0] v cc - ns v cc < 4.5v 37 mclk dh mclk , madata[15:0] v cc - ns v cc < 4.5v mwex delay time t wel mclk , mwex v cc cc < 4.5v 12 t we h v cc cc < 4.5v 12 mdqm[1:0] delay time t dqml mclk , mdqm[1:0] v cc cc < 4.5v 12 t dqmh v cc cc < 4.5v 12 mclk od s mclk , madata[15:0] v cc cc < 4.5v mclk+ 24 mclk od mclk , madata[15:0] v cc cc < 4.5v 24 note: w hen the extern al load capacitance c l = 30 pf. mclk mcsx[7:0] mad[24:0] mdqm[1:0] mwex madata[15:0] moex i n v a l i d t d q m l t r e h a d d r e s s t c s l t a v t r e l r d a d d r e s s w d t d q m h t w e h t w e l t d h t d s t o d t a v t c s h t c y c l e t d q m l t d q m h t o d s d a t a s h e e t 94 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial multiplexed bus access asynchronous sram mode (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name conditions value unit min max multiplexed a ddres s delay time t a le - chmadv male , madata[15:0] v cc cc < 4.5v + 20 multiplexed a ddress hold time t c hmadh v cc cc < 4.5v mclk n+0 mclk n+20 note: w hen the external load capacitance c l = 30 pf (m = 0 to 15, n = 1 to 16) . mclk mcsx[7:0] male moex mwex madata[15:0] mad [24:0] mdqm [1:0] d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 95 confidential multiplexed bus access synchronous sram mode (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name conditions value uni t remarks min max male delay time t chal mclk , ale v cc cc < 4.5v 1 2 ns t chah v cc cc < 4.5v 12 ns mclk chmadv m clk , madata[15:0] v cc od ns v cc < 4.5v mclk chmad x v cc od ns v cc < 4.5v note: w hen the external load capacitance c l = 30 pf. mclk mcsx[7:0] male moex mwex madata[15:0] mad [24:0] mdqm [1:0] d a t a s h e e t 96 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial ? nand flash memory mode (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name conditions value unit min max mnrex min pulse width t nrew mnrex v cc mclkn - 3 - ns v cc < 4.5v data setup mnrextime ds C nre mnrex, madata[15:0] v cc 20 - ns v cc < 4.5v 38 - mnrex dh C nre mnrex, madata[15:0] v cc 0 - ns v cc < 4.5v mnale aleh - nwel mnale, mnwex v cc mclkm - 9 mclkm+9 ns v cc < 4.5v mclkm - 12 mclkm+12 mnale alel - nwel mnale, mnwex v cc mclkm - 9 mclkm+9 ns v cc < 4.5v mclkm - 12 mclkm+12 mncle cleh - nwel mncle, m nwex v cc mclkm - 9 mclkm+9 ns v cc < 4.5v mclkm - 12 mclkm+12 mnwex nweh - clel mncle, mnwex v cc 0 mclkm+9 ns v cc < 4.5v mclkm+12 mnwex min pulse width t nwew mnwex v cc mclkn - 3 - ns v cc < 4.5v mnwex nwel C dv mnwex, madata[15:0] v cc - 9 + 9 ns v cc < 4.5v - 12 +12 mnwex nweh C dx mnwex, madata[15:0] v cc 0 mclkm+ 11 ns v cc < 4.5v mclkm+12 note: w hen the external load capacitance c l = 30 pf (m=0 to 15, n=1 to 16) . d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 97 confidential nand f lash memory read nand flash memory a ddress w rite mclk mnrex madata [ 15 : 0 ] read mclk mnale mncle madata [ 15 : 0 ] mnwex write d a t a s h e e t 98 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial nand flash memory command write mclk mnale mncle madata [ 15 : 0 ] mnwex write d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 99 confidential external ready input timing (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name conditions value unit remarks min max mclk rdyi mclk , mrdy v cc cc < 4.5v 37 whe n rdy is input when rdy is released 2 cycles t rdyi 0.5v cc mclk original moex mwex mrdy mclk extended moex mwex mrdy over 2cycles t rdyi d a t a s h e e t 100 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial ( 8 ) base timer input timing ? timer input timing (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions value unit remarks min max input pulse width t tiwh , t tiwl tioan/tiobn (when using as eck , t in) - 2 t cycp - ns ? trigger input timing (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions value unit remarks min max input pulse width t trgh , t trgl tioan/tiobn (when using as tgin) - 2 t cycp - ns note: t cycp indicates the apb bus clock cycle time. about the apb bus number which the base timer is connected to , see " ? b lock d iagram " in this data sheet. eck tin tgin t tiwh v ihs v ihs v ils v ils t tiw l t trgh v ihs v ihs v ils v ils t trg l d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 101 confidential ( 9 ) csio /uart timing ? csio (spi = 0 , scinv = 0) (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions v cc < 4.5v v cc 4.5v unit min max min max serial clock cycle time t scyc sck x master mode 4t cycp - 4t cy cp - ns sck slovi sckx , sotx - 30 + 30 - 20 + 20 ns sin ivshi sckx , sinx 50 - 30 - ns sck shixi sckx , sinx 0 - 0 - ns serial clock "l" pulse width t slsh sckx slave mode 2t cycp - 10 - 2t cycp - 10 - ns serial clock "h" pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck slove sckx , sotx - 50 - 3 3 ns sin ivshe sckx , sinx 10 - 10 - ns sck shixe sc kx , sinx 20 - 20 - ns sck falling time tf sckx - 5 - 5 ns sck rising time tr sckx - 5 - 5 ns notes: ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. ? about the apb bus number which multi - functio n serial is connected to , see " ? ? these characteristics only guarantee the same relocate port number. for example , the combination of sc kx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf. d a t a s h e e t 102 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial master mode slave mode sck sot sin sc k sot sin t scyc v oh v oh v ol v ol v ol v ih v il v ih v il t slovi t ivshi t shixi t slsh t shsl v ih t f tr v ih v oh v ih v il v il v ol v ih v il v ih v il t slove t ivshe t shixe d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 103 confidential ? csio (spi = 0 , scinv = 1) (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions v cc < 4.5v v cc 4.5v unit min max min max serial clock cycle time t scyc sckx master mode 4t cycp - 4t cycp - ns sck shovi sckx , sotx - 30 + 30 - 20 + 20 ns sin ivsli sckx , sinx 50 - 30 - ns sck slixi sckx , sinx 0 - 0 - ns serial clock "l" pulse width t slsh sckx slave mode 2t cycp - 10 - 2t cycp - 10 - ns serial clock "h" pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck shove sckx , sotx - 50 - 3 3 ns sin ivsle sckx , sinx 10 - 10 - ns sck slixe sckx , sinx 20 - 20 - ns sck falling time tf sckx - 5 - 5 ns sck rising time tr sckx - 5 - 5 ns notes: ? the above characteristic s apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. ? about the apb bus number which multi - function serial is connected to , see " ? ? these characteristics only guarantee the same reloca te port number. for example, the combination of sc kx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf. d a t a s h e e t 104 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial master mode slave mode sck sot sin sck sot sin t scyc v oh v oh v oh v ol v ol v ih v il v ih v il t shovi t ivsli t slixi t shsl t slsh v ih tf tr v ih v oh v il v il v il v ol v ih v il v ih v il t shove t ivsle t slixe d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 105 confidential ? csio (spi = 1 , scinv = 0) (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions v cc < 4.5v v cc 4.5v unit min max min max serial clock cycle time t scyc sckx master mode 4t cycp - 4t cycp - ns sck shovi sckx , sotx - 30 + 30 - 20 + 20 ns sin ivsli sckx , sinx 50 - 30 - ns sck slixi sckx , sinx 0 - 0 - ns sot sovli sckx , sotx 2t cycp - 30 - 2t cycp - 30 - ns serial clock "l" pulse width t slsh sckx slave mode 2t cycp - 10 - 2t cycp - 10 - ns serial clock "h" pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck shove sckx , s ot x - 50 - 3 3 ns sin ivsle sckx , sinx 10 - 10 - ns sck slixe sckx , sinx 20 - 20 - ns sck falling time tf sckx - 5 - 5 ns sck rising time tr sckx - 5 - 5 ns notes: ? the above characteristics apply to clk synchronous mode . ? t cycp indicates the apb bus clock cycle time. ? about the apb bus number which multi - function serial is connected to , see " ? ? these c haracteristics only guarantee the same relocate port number. for example , th e combination of sc kx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf. d a t a s h e e t 106 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial master mode slave mode * : changes when writing to tdr register sck sot sin sck sot sin t sovli t scyc t shovi v ol v ol v oh v oh v ol v oh v ol v ih v il v ih v il t ivsli t slixi tf tr t slsh t shsl t shove v il v il v ih v ih v ih v oh * v ol v oh v ol v ih v il v ih v il t ivsle t slixe d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 107 confidential ? csio (spi = 1 , sc inv = 1) (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions v cc < 4.5v v cc 4.5v unit min max min max serial clock cycle time t scyc sckx master mode 4t cycp - 4t cycp - ns sck slovi sckx , sotx - 30 + 30 - 20 + 20 ns sin ivshi sckx , sinx 50 - 30 - ns sck shixi sckx , sinx 0 - 0 - ns sot sovhi sckx , sotx 2t cycp - 30 - 2t cycp - 30 - ns serial clock "l" pulse width t slsh sckx slave mode 2t cycp - 10 - 2t cycp - 10 - ns serial clock "h" pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck slove sckx , s ot x - 50 - 3 3 ns sin ivshe sckx , sinx 10 - 10 - ns sck shixe sckx , sinx 20 - 20 - ns sck falling time tf sckx - 5 - 5 ns sck rising time tr sckx - 5 - 5 ns notes: ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus cloc k cycle time. ? about the apb bus number which multi - function serial is connected to , see " ? ? these characteristics only guarantee the same relocate port number. for example , the combination of sc kx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf. d a t a s h e e t 108 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial master mode sla ve mode ? uart e xternal clock input (ext = 1) (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol conditions value unit remarks min max serial clock " l" pulse width t slsh c l = 30 pf t cycp + 10 - ns serial clock " h" pulse width t shsl t cycp + 10 - ns sck falling time tf - 5 ns sck rising time tr - 5 ns t shsl v i l v i l v i l v ih v ih v ih tr tf t slsh sck sot sin sck sot sin s ck t scyc t slovi v ol v oh v oh v oh v ol v oh v ol v ih v il v ih v il t ivshi t shixi t sovhi t s h s l t r t s l s h t s l o v e v i l v i l v i l v i h v i h v i h v o h v o l v o h v o l v i h v i l v i h v i l t i v s h e t s h i x e t f d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 109 confidential ( 10 ) external i nput t iming (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions value unit remarks min max input pulse width t inh , t inl adtg - 2 t cycp * 1 - n s a/d converter trigger input frckx free - run timer input clock icxx input capture dttixx - 2 t cycp * 1 - ns waveform generator int xx *2 2 t cycp + 100 * 1 - ns external interrupt , nmi *3 500 - ns wkupx *4 500 - ns deep standby wake up *1 : t cycp indicates the apb bus clock cycle time . about the apb bus number which the a/d converter , mul ti - function timer , external interrupt are connected t o , see " ? b lock d iagram " in this data sheet. *2 : when in run mode, in sleep mode. * 3 : when in stop mode , in timer mode. * 4 : when in deep standby rtc mode, in deep standby stop mode. d a t a s h e e t 110 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial (1 1 ) quadrature position/revolution counter timing (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol conditions value unit min max ain pin "h" width t a hl - 2 t cycp * - ns ain pin "l" width t all - bin pin "h" width t bhl - bin pin "l" width t bll - t ime from ain pin "h" level to bin rise t aubu pc_mode2 or pc_ m ode3 t ime from bin pin "h" level to ain fall t buad pc_mode2 or pc_mode3 t ime fro m ain pin "l" level to bin fall t adbd pc_mode2 or pc_mode3 t ime from bin pin "l" level to ain rise t bdau pc_mode2 or pc_mode3 t ime from bin pin "h" level to ain rise t buau pc_mode2 or pc_mode3 t ime from ain pin "h" level to bin fall t aubd pc_mo de2 or pc_mode3 t ime from bin pin "l" level to ain fall t bdad pc_mode2 or pc_mode3 t ime from ain pin "l" level to bin rise t adbu pc_mode2 or pc_mode3 zin pin "h" width t zhl qcr:cgsc="0" zin pin "l" width t zll qcr:cgsc="0" time from dete rmined zin level to ain/bin rise and fall t zabe qcr:cgsc="1" time from ain/bin rise and fall time to determined zin level t abez qcr:cgsc="1" * : t cycp indicates the apb bus clock cycle time . about the a pb bus number which the quadrature position/revolution counter is connected t o , see " ? b lock d iagram " in this data sheet. ain bin t aubu t buad t adbd t bdau t ahl t all t bhl t bll d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 111 confidential zin zin ain/bin bin t buau t aubd t bdad t adbu t bhl t bll t ahl t all ain d a t a s h e e t 112 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial ( 1 2 ) i 2 c t iming (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol condit ions standard - mode fast - mode unit remarks min max min max scl clock frequency f scl c l = 30 pf , r = (vp/i ol ) * 1 0 100 0 400 khz (repeated) start condition hold time sda hdsta 4.0 - 0.6 - low 4.7 - 1.3 - high 4.0 - 0.6 - susta 4.7 - 0.6 - hddat 0 3.45* 2 0 0.9* 3 sudat 250 - 100 - ns stop condition setup time scl susto 4.0 - 0.6 - buf 4.7 - 1.3 - sp - 2 t cycp * 4 - 2 t cycp * 4 - ns *1 : r and c l represent the pull - up resistor and load cap acitance of the scl and sda lines, respectively. vp indicates the power supply voltage of the pull - up resistor and i ol indicates v ol guaranteed current. *2 : the maximum t hddat must satisfy that it does not extend at least "l" period (t low ) of device's sc l signal. *3 : fast - mode i 2 c bus device can be used on s tandard - mode i 2 c bus system as long as the device satisfies the requirement of "t sudat 250 ns". *4 : t cycp is the apb bus clock cycle time. about the apb bus number that i 2 c is connected to, see " ? b lock d iagram " in this data sheet. to use standard - mode , set the apb bus clock at 2 mhz or more. to use fast - mode , set the apb bus clock at 8 mhz or more. sda s cl d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 113 confidential (1 3 ) etm t i ming (v cc = 2.7 v to 5.5 v, v ss = 0v, ta = - 40c to + 10 5c) parameter symbol pin name conditions value unit remarks min max data hold t etmh traceclk , traced [ 3 : 0 ] v cc cc < 4.5 v 2 15 traceclk frequency 1/ t trace traceclk v cc cc < 4.5 v - 20 mhz traceclk clock cycle t trace v cc cc < 4.5 v 50 - ns note: when the external load capacitance c l = 30 pf. hclk traceclk traced[3:0] d a t a s h e e t 114 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial ( 1 4 ) jtag t iming (v cc = 2.7v to 5.5v , v ss = 0v , t a = - 40 c to + 10 5 c ) parameter symbol pin name conditions value unit remarks min max tms , tdi setup time t jtags tck , tms , tdi v cc cc < 4.5v tms , tdi hold time t jtagh tck , tms , tdi v cc cc < 4.5v tdo delay time t jtagd tck , tdo v cc cc < 4.5v - 45 note: when the external load capacitance c l = 30 pf . tc k tms/ tdi tdo d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 115 confidential 5. 12 - bit a/d converter ? electrical charact eristics for the a/d converter (v cc = av cc = 2.7v to 5.5v , v ss = av ss = 0v , ta = - 40 c to + 10 5 c ) parameter symbol pin name value unit remarks min typ max resolution - - - - 12 bit integral nonl inearity - - - 1.5 4.5 lsb avrh = 2. 7v to 5.5v differential non linearity - - - 2.2 2.5 lsb zero transition voltage v zt an xx - 6 15 mv full - scale transition voltage v fst an xx - avrh 5 avrh 15 mv conversion time - - 1 .0 * 1 - - 2 ts - 0.3 - 10 3 tcck - 50 - 1000 ns state transition time to operation permission tstt - - - 1.0 ain - - - 9. 5 pf analog input resistor r ain - - - 1.62 k cc cc < 4.5v interchannel disparity - - - - 4 lsb analog port input current - an xx - - 5 cc v - avrl av ss - av ss v *1 : the conversion time is the value of sampling time (ts) + compare time (tc). the condition of the minimum conversion time is when the value of sampling time: 3 0 0 ns , the value of compare time: 7 0 0 n s (av cc 4.5v) . ensure that it satisfies the value of the sampling time (ts) and compare clock cycle (tcc k). for setting of the sampling time and compare clock cycle , see " c hapter 1 - 1 : a/d converter " in " fm3 family peripheral manual analog macro part " . the register setting of the a/d converter are reflected in the operation according to the apb bus cloc k timing. the sampling clock and compare clock is generated from the base clock (hclk). about the apb bus number which the a/d converter is connected to, see " ? b lock d iagram " in this data sheet. *2 : a necessary sampling time changes by external impedance. ensure that it set s the sampling time to satisfy ( equation 1 ) . *3 : the compare time ( tc ) is the value of ( equation 2) . d a t a s h e e t 116 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial (equation 1) ts ( r ain + rext ) c ain 9 ts : sampling time r ain : input resisto r of a/d = 1.62 k c h . 0 to c h . 7 at 4.5 v < av cc < 5.5 v input resistor of a/d = 1.58 k c h . 8 to c h . 15 at 4.5 v < av cc < 5.5 v input resistor of a/d = 1.56 k c h . 16 to c h . 2 3 at 4.5 v < av cc < 5.5 v input resistor of a/d = 2.35 k c h . 0 to c h . 7 a t 2.7 v < av cc < 4.5 v input resistor of a/d = 2.3 k c h . 8 to c h . 15 at 2.7 v < av cc < 4.5 v input resistor of a/d = 2.25 k c h . 16 to c h . 2 3 at 2.7 v < av cc < 4.5 v c ain : input capacity of a/d = 9. 5 pf at 2.7 v < av cc < 5.5 v rext : output impedance of exte rnal circuit (equation 2) tc = tcck 14 tc : compare time tcck : compare clock cycle rext r ain c ain analog signal source an xx analog input pin c omparator d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 117 confidential ? definition of 1 2 - bit a/d converter terms ? resolution : analog variation that is recognized by an a/d converter. ? integral nonl inearity : deviation of the line between th e zero - transition point (0b000000000000 0b000000000001) and the full - scale transition point (0b111111111110 0b111111111111) from the actual conversion ch aracteristics. ? differential non linearity : deviation from the ideal value of the input voltage t hat is required to ch ange the output code by 1 lsb. integral nonlinearity of digital output n = v nt - {1lsb (n - 1) + v z t } [lsb] 1lsb differential nonlinearity of digital output n = v (n + 1) t - v nt - 1 [lsb] 1lsb 1lsb = v fst C z t 4094 n : a/d converter digital output value. v z t : voltage at whi ch the digital output ch anges from 0x000 to 0x001. v fst : voltage at whi ch the digital output ch anges from 0xffe to 0xfff. v nt : voltage at whi ch the digital output ch anges from 0x(n ? 1) to 0xn. integral nonl inearity differential non linearity digital output digital output actual conversion characteristics actual conversion characteristics ideal characteristics ( actually - measured value) actual conversion characteristics actual conversion characteristics (actually - measured value) (actually - measured value) ideal characteristics (actually - measured value) analog input analog input (actually - measured value) 0 x001 0x002 0x003 0x004 0x f fd 0x f fe 0x f ff avrl avrh avrl avrh 0x(n - 2) 0x(n - 1) 0x(n+1) 0xn {1 lsb(n - 1) + v zt } v nt v fst v zt v nt v (n+1)t d a t a s h e e t 118 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial 6. 10 - bit d /a converter ? electrical ch aracteristics for the d /a converter ( v cc = av cc = 2.7v to 5.5v, v ss = av ss = avrl = 0v, ta = - 40 c to + 105 c ) parameter symbol pin name value unit remarks min typ max resolution - dax - - 10 bit conversion time tc20 0. 4 7 0.5 8 0.69 1 inl - 4.0 - + 4.0 lsb differential non linearity * 1, * 2 dnl - 0.9 - + 0.9 lsb output voltage offset v off - - 10.0 mv cod e is 0x000 - 20 .0 - + 5. 4 mv code is 0x3ff analog output impedance r o 3.10 3. 8 0 4.5 0 k r - - 70 ns *1 : no - load *2 : generates the max current by the code about 0x200 d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 119 confidential 7. low - v oltage d etection ch aracteristics (1) l ow - v oltage d etection r eset (ta = - 40 c to + 105 c ) parameter symbol conditions value unit remarks min typ max detected voltage vdl svhr *1 = 0 0000 2.25 2.45 2.65 v when voltage drops released voltage vdh 2.30 2.50 2.70 v when voltage rises detected voltage vdl svhr *1 = 0 0001 2.39 2.60 2.81 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 0010 2.48 2.70 2.92 v when voltage drops releas ed voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 0011 2.58 2.80 3.02 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 0100 2.76 3.0 0 3.24 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 0101 2.94 3.20 3.46 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 0110 3.31 3.60 3.89 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 0111 3.40 3.70 4.00 v when voltage drops released voltage vdh same as svhr = 0000 0 v alue v when voltage rises detected voltage vdl svhr *1 = 0 1000 3.68 4.00 4.32 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 1001 3.77 4.10 4.43 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises detected voltage vdl svhr *1 = 0 1010 3.86 4.20 4.54 v when voltage drops released voltage vdh same as svhr = 0000 0 value v when voltage rises lvd stabilization wait time t lvdw - - - 6432 t cycp *2 lvd dl - - - 200 0000 0 by l ow - voltage detection rese t . * 2 : t cycp indicates the apb2 bus clock cycle time. d a t a s h e e t 120 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial ( 2 ) interrupt of l ow - v oltage d etection (ta = - 40 c to + 10 5 c ) parameter symbol conditions value unit remarks min typ max detected voltage vdl svhi = 0 0011 2.58 2.80 3.02 v when voltage drops released voltage vdh 2.67 2.90 3.13 v when voltage rise s detected voltage vdl svhi = 0 0100 2.76 3.00 3.24 v when voltage drops released voltage vdh 2.85 3.10 3.35 v when voltage rises detected voltage vdl svhi = 0 0101 2.94 3.20 3.46 v when voltage drops released voltage vdh 3.04 3.30 3.56 v when voltage rises detected voltage vdl svhi = 0 0110 3.31 3.60 3.89 v when voltage drops released voltage vdh 3.40 3.70 4.00 v when voltage rises detected voltage vdl svhi = 0 0111 3.40 3 . 70 4.00 v when voltage drops released voltage vdh 3.50 3 . 8 0 4.10 v when volt age rises detected voltage vdl svhi = 0 1000 3.68 4 . 00 4.32 v when voltage drops released voltage vdh 3.77 4.10 4.43 v when voltage rises detected voltage vdl svhi = 0 1001 3.77 4 . 10 4.43 v when voltage drops released voltage vdh 3.86 4.20 4.54 v when voltage rises detected voltage vdl svhi = 0 1010 3.86 4 . 20 4.54 v when voltage drops released voltage vdh 3.96 4. 3 0 4. 64 v when voltage rises lvd stabilization wait time t lvdw - - - 6432 t cycp * lvd dl - - - 200 cycp indicates the apb2 bus clock cycle time. d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 121 confidential 8. flash memory write/erase ch aracteristics (1) write / erase time ( v cc = 2.7v to 5.5v , ta = - 40 c to + 10 5 c ) parameter value unit remarks typ max sector erase time large sector 1.1 2.7 s includ es w rite time prior to internal erase small sector 0. 3 0.9 half word (16 - bit) write time 20 317 (2) write cycles and data hold time erase/write cycles (cycle) data hold time (year ) remarks 1 , 000 20* 10 , 000 10* * : at average + 85 ? c d a t a s h e e t 122 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial 9. return time from low - power consumption mode (1 ) return f actor: interrupt/wkup the return time from low - p ower consumption mode is indicated as follows. it is from receiving the return factor to starting the program operation. ? return c ount t ime ( v cc = 2.7v to 5.5v , ta = - 40 c to + 105 c ) parameter symbol value unit remarks typ max* sleep mode ticnt t cyc c n s high - speed cr timer mode , main timer mode , pll timer mode 43 83 ? operation example of return from l ow - p ower consumption mode (by external interrupt*) * : external interrupt is set to detecting fall ed ge. e x t . i n t t i c n t i n t e r r u p t f a c t o r a c c e p t c p u o p e r a t i o n s t a r t a c t i v e i n t e r r u p t f a c t o r c l e a r b y c p u d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 123 confidential ? operation example of return from low - power consumption mode (by internal resource interrupt*) * : internal resource interrupt is not included in return factor by the kind of low - power consumption mode. notes: ? the return factor is different in each l ow - p ower consumption modes. see "c hapter 6 : low power consumption mode" and "operations of standby modes" in fm3 family peripheral manual about the return factor from l ow - p ower consumption mode. ? when interrupt recoveri es, the operation mode that cpu recoveries depends on the state before the low - power consumption mode transition. see "chapter 6 : low power consumption mode" in "fm3 family peripheral manual". i n t e r n a l r e s o u r c e i n t t i c n t i n t e r r u p t f a c t o r a c c e p t c p u o p e r a t i o n s t a r t a c t i v e i n t e r r u p t f a c t o r c l e a r b y c p u d a t a s h e e t 124 MB9B420TA_ds706 - 00061 - 2v0 - e , j anuary 30 , 201 5 confident ial (2) return f actor: reset the return time from low - power co nsumption mode is indicated as follows. it is from releasing reset to starting the program operation. ? return c ount t ime ( v cc = 2.7v to 5.5v , ta = - 40 c to + 105 c ) parameter symbol value unit remarks typ max* sleep mode trcnt 149 264 ? operation example of return from l ow - p ower consumption mode (by initx) i n i t x t r c n t i n t e r n a l r s t c p u o p e r a t i o n s t a r t r s t a c t i v e r e l e a s e d a t a s h e e t j anuary 30 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 125 confidential ? operation example of return from low power consumption mode (by internal resource reset*) * : internal resource reset is not included in return factor by the kind of low - power consumption mode. notes: ? the return factor is different in each low - power consumption modes. see "c hapter 6 : low power consu mption mode" and "operations of standby modes" in fm3 family peripheral manual. ? when interrupt recoveries, the operation mode that cpu recoveries depends on the state before the low - power consumption mode transition. see "chapter 6 : low power consumption mode" in "fm3 family peripheral manual". ? the time during the power - on reset/low - voltage detection reset is excluded. see "(6) power - on reset timing in 4. ac characteristics in ? when in recovery from reset, cpu changes to the high - speed cr run mode. when using the main clock or the pll clock, it is necessary to add the main clock oscillation stabilization wait time or the main pll clock stabilization wait time. ? the internal resource reset means the watchdog reset and the csv reset. i n t e r n a l r e s o u r c e r s t t r c n t i n t e r n a l r s t c p u o p e r a t i o n s t a r t r s t a c t i v e r e l e a s e d a t a s h e e t ( p r e l i m i n a r y ) 126 MB9B420TA_ds706 - 00061 - 2 v0 - e , january 3 0 , 201 5 confide ntial ? o rdering i nformation part number on - chip flash memory on - chip sram package packing mb9bf 4 28s a pmc - ge1 main: 1 mbyte work: 64 kbyte 160 kbyte plastic ? lqfp , 1 44 - pin (0.5mm pitch ) (fpt - 144p - m08) tray mb9bf 4 29s a pmc - ge1 main: 1.5 mbyte work: 6 4 kbyte 192 kbyte mb9bf 4 28t a pmc - ge1 main: 1 mbyte work: 64 kbyte 160 kbyte plastic ? lqfp , 176 - pin (0.5mm pitch ) ( fpt - 176 p - m 07 ) mb9bf 4 29t a pmc - ge1 main: 1.5 mbyte work: 64 kbyte 192 kbyte mb9bf 4 28t a bgl - ge1 main: 1 mbyte work: 64 kbyte 160 kbyte plasti c ? fbga , 192 - pin (0. 8 mm pitch ) ( bga - 192 p - m 06 ) mb9bf 4 29t a bgl - ge1 main: 1.5 mbyte work: 64 kbyte 192 kbyte datasheet january 30, 2015, MB9B420TA_ds706-00061-2v0-e 127 confidential ? package dimensions 176-pin plastic lqfp lead pitch 0.50 mm package width package length 24.0 24.0 mm lead shape gullwing sealing method plastic mold mounting height 1.70 mm max code (reference) p-lqfp-0176-2424-0.5 0 176-pin plastic lqfp (fpt-176p-m07) (fpt-176p-m07) c details of "a" part 0~8 0.500.20 (.020.008) 0.600.15 (.024.006) 0.25(.010) (stand off) (.004.004) 0.100.10 1.50 +0.20 ?0.10 +.008 ?.004 .059 (mounting height) 0.08(.003) (.006.002) 0.1450.055 "a" index 1 lead no. 44 45 88 89 132 133 176 0.50(.020) 0.220.05 (.009.002) m 0.08(.003) *24.000.10(.945.004)sq 26.000.20(1.024.008)sq dimensions in mm (inches). note: the values in parentheses are reference values. note 1) * : values do not include resin protrusion. resin protrusion is +0.25(.010)max(each side). note 2) pins width and pins thickness include plating thickness note 3) pins width do not include tie bar cutting remainder. 2004-2010 fujitsu semiconductor limited f176013s-c-1-3 datasheet 128 MB9B420TA_ds706-00061-2v0-e, january 30, 2015 confidential 144-pin plastic lqfp lead pitch 0.50 mm package width package length 20.0 20.0 mm lead shape gullwing sealing method plastic mold mounting height 1.70 mm max weight 1.20 g code (reference) p-lfqfp144-2020-0.50 144-pin plastic lqfp (fpt-144p-m08) (fpt-144p-m08) details of "a" part 0.25(.010) (stand off) (.004.004) 0.100.10 (.024.006) 0.600.15 (.020.008) 0.500.20 1.50 +0.20 ?0.10 +.008 ?.004 .059 0~8 0.50(.020) "a" 0.08(.003) 0.1450.055 (.006.002) lead no. 1 36 index 37 72 73 108 109 144 0.220.05 (.009.002) m 0.08(.003) 22.000.20(.866.008)sq (mounting height) * 20.000.10(.787.004)sq dimensions in mm (inches). note: the values in parentheses are reference values. note 1) *:values do not include resin protrusion. resin protrusion is +0.25(.010)max(each side). note 2) pins width and pins thickness include plating thickness. note 3) pins width do not include tie bar cutting remainder. c 2003-2010 fujitsu semiconductor limited f144019s-c-4-8 datasheet january 30, 2015, MB9B420TA_ds706-00061-2v0-e 129 confidential 192-ball plastic fbga ball pitch 0.80 mm package width package length 12.00 mm 12.00 mm lead shape ball sealing method plastic mold mounting height 1.45 mm max. weight 0.34 g 192-ball plastic fbga (bga-192p-m06) (bga-192p-m06) c 12.000.10 (.472.004) a b c d e f g h j k l m 1 2 3 4 5 6 7 8 m s ab b ref 0.80(.031) 9 10 n a 0.80(.031) ref 192-?0.450.10 (192-?.018.004) ?0.08(.003) 0.20(.008) s a s s 0.10(.004) (stand off) (.014.004) 0.350.10 (seated height) 1.250.20 (.049.008) 0.20(.008) s b 12.000.10(.472.004) 13 12 11 index (index area) 10.40(.409)ref 10.40(.409) ref 14 p dimensions in mm (inches). note: the values in parentheses are reference values. 2008-2010 fujitsu semiconductor limited b192006s-c-1-3 d a t a s h e e t ( p r e l i m i n a r y ) 130 MB9B420TA_ds706 - 00061 - 2 v0 - e , january 3 0 , 201 5 confidential ? m ajor c hanges page section change results revision 0. 1 - - initial release revision 0. 2 - - company name and layout design change revision 1.0 - - p reliminary full production 2 ? features ? external bus interface ad ded the descriptions a s follows ? maximum area size : up to 256 mbytes 3 ? features ? a/d converter ? corrected conversion time 5 ? features ? multi - function timer ? corrected the channel count of "a/d activation compare" 8 ? product lineup ? function added the footnote 63 ? handli ng devices ? power supply pins ? added the description 66 ? block diagram ? corrected the figure 67 ? memory map ? ? m emory map (1) ? corrected the address of external device area 77 ? electrical characteristics 1. absolute maximum ratings added the item of inpu t voltage 78 2. recommended operating conditions added the footnote 79 - 81 3. dc characteristics (1) current rating ? corrected the condition ? corrected the value ? corrected the remarks ? added the footnote 83 (2) pin characteristics added the item o f inputleak current 8 8 4. ac characteristics (6) power - on reset timing ? revised the values of time until releasing power - on reset ? corrected the figure ? corrected the glossary 10 7 (9) csio timing ? synchronous serial (spi=1, scinv=1) corrected the figure of ms bit =1 ? external clock (ext=1) : asynchronous only ? corrected the figure 11 4 5. 12 - bit a/d converter ? electrical characteristics for the a/d converter ? corrected the pins name an00 - an23 anxx ? corrected the min vale of conversion time ? corrected the min vale of sampling time ? corrected the min value of compare clock cycle ? corrected the state transitontime to operation permission ? corrected the footnote 12 0 9 . electrical characteristics for the a/d converter (1) write / eras e time revised the values of tbd 12 1 10 . return time from low - power consumption mode (1) return factor: interrupt/wkup ? return count time revised the values of tbd 12 3 (2) return f actor: reset ? return count time revised the values of tbd revisio n 2.0 - - changed the series name. mb9b 4 20t series - > mb9b 4 20ta series - - changed the product name as follows. mb9bf 4 28sa, mb9bf 4 29sa, mb9bf 4 28ta, mb9bf 4 29ta 42 to 49 ? l ist of p in f unction s list of pin functions added lin to the descri ption of sotxx 56, 57 ? i/o c ircuit t ype added about +b input 68 ? m emory m ap memory map(2) added the summary of flash memory sector 77, 78 ? e lectrical c haracteristics 1. absolute maximum ratings added the clamp maximum current added about +b input 80, 81 ? electrical characteristics 3. dc characteristics (1) current rating changed the expression of condition added main timer mode current d a t a s h e e t january 3 0 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 131 confidential page section change results 88 ? electrical characteristics 4. ac characteristics (4 - 1) operating conditions of main pll (4 - 2) operating conditions of main pll added the figure of main pll connection 101 to 108 ? electrical characteristics 4. ac characteristics (7) csio/uar t timing modified from uart timing to csio/uart timing changed from internal shift clock operation to master mode changed from external shift clock operation to slave mode 115 ? electrical characteristics 5. 12bit a/d conver ter added the typical value of integral nonlinearity, differential nonlinearity, zero transition voltage and full - scale transition voltage 1 26 ? o rdering i nformation change to full part number d a t a s h e e t ( p r e l i m i n a r y ) 132 MB9B420TA_ds706 - 00061 - 2 v0 - e , january 3 0 , 201 5 confidential d a t a s h e e t january 3 0 , 201 5 , MB9B420TA_ds706 - 00061 - 2v0 - e 133 confidential d a t a s h e e t ( p r e l i m i n a r y ) 134 MB9B420TA_ds706 - 00061 - 2 v0 - e , january 3 0 , 201 5 confidential colophon the products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injur y, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffi c control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). please note that spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above - mentioned uses of the products. an y semiconductor devices have an inherent chance of failure. you must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of o ver - current levels and other abnormal operating conditions. if any products described in this document represent goods or technologies subject to certain restrictions on export under the foreign exchange and foreign trade law of japan, the us export admini stration regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products. trademarks and notice the contents of this document are subject to change without notice. this document may contain information on a spansion product under development by spansion. spansion reserves the right to change or discontinue work on any product without notice. the information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non - infringement of third - party rights, or any other warranty, express, implied, or statutory. spansion assumes no liability for any da mages of any kind arising out of the use of the information in this document. copyright ? 201 3 - 201 5 spansion all rights reserved. spansion ? , the spansion logo, mirrorbit ? , mirrorbit ? eclipse tm , ornand tm , easy designsim tm , traveo tm and combinations ther eof, are trademarks and registered trademarks of spansion llc in the united states and other countries. other names used are for informational purposes only and may be trademarks of their respective owners. |
Price & Availability of MB9B420TA
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |